









SN74ACT244-Q1

SCAS766E - APRIL 2004 - REVISED MARCH 2024


SN74ACT244-Q1 Automotive Octal Buffer or Driver with 3-State Outputs

1 Features

- Qualified for automotive applications
- Operation of 4.5V to 5.5V V_{CC}
- Inputs accept voltages to 5.5V
- Maximum t_{pd} of 9ns at 5V
- Inputs are TTL-compatible

2 Applications

- Drive an indicator LED
- Redrive a digital signal
- Drive a transmission line
- Hold a signal during controller reset




3 Description

This octal buffer or driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and busoriented receivers and transmitters.

Package Information

	PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
		DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3mm
	SN74ACT244-Q1	DW (SOIC, 20)	12.8mm × 10.3mm	12.8mm x 7.5mm
	3N/4AC1244-Q1	PW (TSSOP, 20)	6.5mm × 6.4mm	6.50mm x 4.4mm
		RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram





Table of Contents

2 Applications 1 7.3 Device Functional Modes 7 3 Description 1 8 Application and Implementation 8 4 Pin Configuration and Functions 3 8.1 Power Supply Recommendations 8 5 Specifications 4 8.2 Layout 8 5.1 Absolute Maximum Ratings 4 9 Device and Documentation Support 9 5.2 ESD Ratings 4 9.1 Documentation Support (Analog) 9 5.3 Recommended Operating Conditions 4 9.2 Receiving Notification of Documentation Updates 9 5.4 Thermal Information 4 9.3 Support Resources 9 9.5 Electrical Characteristics 5 9.4 Trademarks 9 9.5 Suitching Characteristics 5 9.5 Electrostatic Discharge Caution 9 9 Farameter Measurement Information 6 9.6 Glossary 9 7 Detailed Description 7 10 Revision History 9 7 1 Overview 7 10 Information 10	1 Features	1	7.2 Functional Block Diagram	7
3 Description18 Application and Implementation84 Pin Configuration and Functions38.1 Power Supply Recommendations85 Specifications48.2 Layout85.1 Absolute Maximum Ratings49 Device and Documentation Support95.2 ESD Ratings49.1 Documentation Support (Analog)95.3 Recommended Operating Conditions49.2 Receiving Notification of Documentation Updates95.4 Thermal Information49.3 Support Resources95.5 Electrical Characteristics59.4 Trademarks95.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable	2 Applications	1	7.3 Device Functional Modes	7
5 Specifications48.2 Layout85.1 Absolute Maximum Ratings49 Device and Documentation Support95.2 ESD Ratings49.1 Documentation Support (Analog)95.3 Recommended Operating Conditions49.2 Receiving Notification of Documentation Updates95.4 Thermal Information49.3 Support Resources95.5 Electrical Characteristics59.4 Trademarks95.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable			8 Application and Implementation	8
5.1 Absolute Maximum Ratings49 Device and Documentation Support95.2 ESD Ratings49.1 Documentation Support (Analog)95.3 Recommended Operating Conditions49.2 Receiving Notification of Documentation Updates95.4 Thermal Information49.3 Support Resources95.5 Electrical Characteristics59.4 Trademarks95.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable	4 Pin Configuration and Functions	<mark>3</mark>	8.1 Power Supply Recommendations	8
5.2 ESD Ratings.49.1 Documentation Support (Analog).95.3 Recommended Operating Conditions.49.2 Receiving Notification of Documentation Updates.95.4 Thermal Information.49.3 Support Resources.95.5 Electrical Characteristics.59.4 Trademarks.95.6 Switching Characteristics.59.5 Electrostatic Discharge Caution.95.7 Operating Characteristics.59.6 Glossary.96 Parameter Measurement Information.610 Revision History.97 Detailed Description.711 Mechanical, Packaging, and Orderable	5 Specifications	4	8.2 Layout	8
5.2 ESD Ratings.49.1 Documentation Support (Analog).95.3 Recommended Operating Conditions.49.2 Receiving Notification of Documentation Updates.95.4 Thermal Information.49.3 Support Resources.95.5 Electrical Characteristics.59.4 Trademarks.95.6 Switching Characteristics.59.5 Electrostatic Discharge Caution.95.7 Operating Characteristics.59.6 Glossary.96 Parameter Measurement Information.610 Revision History.97 Detailed Description.711 Mechanical, Packaging, and Orderable	5.1 Absolute Maximum Ratings	4	9 Device and Documentation Support	9
5.4 Thermal Information49.3 Support Resources95.5 Electrical Characteristics59.4 Trademarks95.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable			9.1 Documentation Support (Analog)	9
5.5 Electrical Characteristics59.4 Trademarks95.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable	5.3 Recommended Operating Conditions	4	9.2 Receiving Notification of Documentation Updates	9
5.6 Switching Characteristics59.5 Electrostatic Discharge Caution95.7 Operating Characteristics59.6 Glossary96 Parameter Measurement Information610 Revision History97 Detailed Description711 Mechanical, Packaging, and Orderable	5.4 Thermal Information	4	9.3 Support Resources	9
5.7 Operating Characteristics	5.5 Electrical Characteristics	<mark>5</mark>	9.4 Trademarks	9
6 Parameter Measurement Information	5.6 Switching Characteristics	5	9.5 Electrostatic Discharge Caution	9
7 Detailed Description7 11 Mechanical, Packaging, and Orderable	5.7 Operating Characteristics	5	9.6 Glossary	9
	6 Parameter Measurement Information	6	10 Revision History	9
	7 Detailed Description	7	11 Mechanical, Packaging, and Orderable	
	7.1 Overview	<mark>7</mark>		10



4 Pin Configuration and Functions








Figure 4-2. RKS Package, 20-Pin VQFN (Top View)

Table 4-1. Pin Functions

PIN		TVDE(1)	DESCRIPTION
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
1 ŌĒ	1	I	Output Enable 1
1A1	2	I	1A1 Input
2Y4	3	0	2Y4 Output
1A2	4	I	1A2 Input
2Y3	5	0	2Y3 Output
1A3	6	I	1A3 Input
2Y2	7	0	2Y2 Output
1A4	8	I	1A4 Input
2Y1	9	0	2Y1 Output
GND	10	_	Ground pin
2A1	11	I	2A1 Input
1Y4	12	0	1Y4 Output
2A2	13	I	2A2 Input
1Y3	14	0	1Y3 Output
2A3	15	I	2A3 Input
1Y2	16	0	1Y2 Output
2A4	17	I	2A4 Input
1Y1	18	0	1Y1 Output
2 OE	19	I	Output Enable 2
VCC	20	_	Power Pin

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range			V
V _I ²	Input voltage range	Input voltage range			V
V _O ²	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V _{CC} or GND			±200	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V (ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V	
V _{IH}	High-level input voltage				V
VIL	Low-level input voltage			0.8	V
VI	Input voltage			V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate		8	ns/V	
_		SN74ACT244I	-40	85	°C
T _A	Operating free-air temperature	SN74ACT244Q	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.4 Thermal Information

			SN74ACT244-Q1			
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	PW (TSSOP)	RKS (VQFN)	UNIT	
		20 PINS	20 PINS	20 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.5	126.2	67.7	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN74ACT244-Q1

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			MIN MAX	MAY	UNIT
PARAIVIETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	IVIIIN	MAX	UNII
	I _{OH} = -50 μA	4.5 V	4.4	4.49		4.4		
	ΙΟΗ30 μΑ	5.5 V	5.4	5.49		5.4		
V _{OH}	I = -24 mA	4.5 V	3.86			3.76		V
	I _{OH} = −24 mA	5.5 V	4.86	,		4.76		
	$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1	
	10L - 30 μΑ	5.5 V		0.001	0.1		0.1	
V _{OL}	= 24 mA	4.5 V			0.36		0.44	V
	I _{OL} = 24 mA	5.5 V		,	0.36		0.44	
	I _{OL} = 75 mA ⁽¹⁾	5.5 V					1.65	
I _{OZ}	V _O = V _{CC} or GND	5.5 V			±0.25		±2.5	μA
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μA
Δl _{CC} ⁽²⁾	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.5	mA
C _i	V _I = V _{CC} or GND	5 V		2.5				pF
Co	V _I = V _{CC} or GND	5 V		8				pF

⁽¹⁾ Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA	= 25°C		MIN	MAX	UNIT
FARAIVIETER	PROWI (INPOT)	10 (001701)	MIN	TYP	MAX	IVIIIA	IVIAA	ONII
t _{PLH}	А	V	2	6.5	9	1.5	10	
t _{PHL}			2	7	9	1.5	10	ns
t _{PZH}	ŌĒ	V	1.5	7	8.5	1	9.5	no
t _{PZL}	OE	T T	2	7	9.5	1.5	10.5	ns
t _{PHZ}	ŌĒ	V	2	8	9.5	1.5	10.5	ns
t _{PLZ}		ľ	2.5	7.5	10	2	10.5	115

5.7 Operating Characteristics


 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	C _L = 50 pF, f = 1 MHz	45	pF

⁽²⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



6 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	Open

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


7 Detailed Description

7.1 Overview

The SN74ACT244-Q1 device is organized as two 4-bit buffers or drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

7.2 Functional Block Diagram






Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

Table 7-1. Function Table (Each Buffer)

INPL	JTS	OUTPUT Y
OE	Α	COIPOIT
L	Н	Н
L	L	L
Н	X	Z

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 5.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This does not disable the input section of the IOs so they cannot float when disabled.

8.2.2 Layout Example




Figure 8-1. Example layout for the SN74ACT244-Q1

Product Folder Links: SN74ACT244-Q1

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, How do I debounce a switch?
- Texas Instruments, How do I redrive a digital signal for improved signal integrity?
- Texas Instruments, How do I drive a transmission line with good signal integrity

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November 2023) to Revision E (March 2024)	Page
Added body size to Package Information table	1
• Updated RθJA value: PW = 83 to 126.2, all values in °C/W	4
Added Application and Implementation section	8
Changes from Revision C (July 2023) to Revision D (November 2023)	Page
Added DGS package information	1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74ACT244-Q1

www.ti.com 6-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ACT244IPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244I	Samples
SN74ACT244IPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ACT244I	Samples
SN74ACT244QDGSRQ1	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	244Q	Samples
SN74ACT244QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT244Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 6-Mar-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74ACT244-Q1:

Catalog: SN74ACT244

● Enhanced Product: SN74ACT244-EP

Military: SN54ACT244

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT244IPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT244IPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74ACT244QDGSRQ1	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74ACT244QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 14-Mar-2024



*All dimensions are nominal

7 till dillitorioriorio di o montinidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT244IPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74ACT244IPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74ACT244QDGSRQ1	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74ACT244QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated