

### SN74AHC1G00-Q1 Automotive Single 2-Input Positive-NAND Gate

#### 1 Features

- Qualified for automotive applications
- Operating range of 2 V to 5.5 V
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Low power consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA output drive at 5 V
- Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time

#### **2** Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

#### **3 Description**

The SN74AHC1G00-Q1 performs the Boolean function  $Y = \overline{A} \cdot \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>
SN74AHC1G00-Q1	DBV (SOT-23, 5)	2.9 mm x 2.8 mm	2.9 mm x 1.6 mm
	DCK (SOT-SC70, 5)	2 mm x 2.1 mm	2 mm × 1.25 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length x width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



### **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Switching Characteristics, 3.3 V ± 0.3 V	5
6.7 Switching Characteristics, 5 V ± 0.5 V	6
6.8 Operating Characteristics	6
7 Parameter Measurement Information	7
8 Detailed Description	8
8.1 Overview	
8.2 Functional Block Diagram	8


	8.3 Device Functional Modes	8
9	Application and Implementation	9
	9.1 Application Information	
	9.2 Typical Application	
	9.3 Design Requirements	
	9.4 Detailed Design Procedure	
	9.5 Application Curves	
	9.6 Power Supply Recommendations	.10
	9.7 Layout	10
1	0 Device and Documentation Support	.11
	10.1 Documentation Support (Analog)	.11
	10.2 Receiving Notification of Documentation Updates.	. 11
	10.3 Support Resources	11
	10.4 Trademarks	
	10.5 Electrostatic Discharge Caution	. 11
	10.6 Glossary	. 11
1	1 Mechanical, Packaging, and Orderable	
	Information	11

### **4 Revision History**

C	hanges from Revision B (February 2008) to Revision C (October 2023)	Page
•	Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Informatable, Device Functional Modes, Application and Implementation section, Device and Documentation Sup	
	section, and Mechanical, Packaging, and Orderable Information section.	
•	Added DBV package to Package Information table	1
•	Added DBV package to Pin Configuration and Functions section	3
	Added the thermal value for the DBV package: $R\theta JA = 278.0$ °C/W. Updated the thermal value for the D0 package: $R\theta JA = 293.4$ °C/W.	CK



#### **5** Pin Configuration and Functions



#### Figure 5-1. DBV Package, SOT-23; DCK Package, 5-Pin SOT SC-70 (Top View)

#### Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	TIFE	DESCRIPTION
1	А	I	Input A
2	В	I	Input B
3	GND	—	Ground Pin
4	Y	0	Output Y
5	V <sub>CC</sub>	—	Power Pin



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>0</sub> <sup>(2)</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>1</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I <sub>O</sub>	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
V(ESD)		Charged device model (CDM), per AEC Q100-011	±1000	v	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		$V_{CC} = 2 V$		0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
VI	Input voltage	·	0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		$V_{CC} = 2 V$		-50	μA	
I <sub>ОН</sub>	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		-4		
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V <sub>CC</sub> = 2 V		50	μA	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4		
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
A #/ A \ /	Input transition rise or fall rate	$V_{CC} = 3.3 V \pm 0.3 V$		100	<b>n</b> o//	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### 6.4 Thermal Information

	SN74AHC			
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	UNIT
		5 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	278.0	293.4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C			-40 C TO	UNIT	
		▼cc	MIN	TYP	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			1		10	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10	pF

#### 6.6 Switching Characteristics, 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT	٦A	= 25 C		–40°C TO	125°C	UNIT
PARAMETER		10 (001201)	CAPACITANCE	MIN	ТҮР	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	v	C <sub>L</sub> = 15 pF		5.5	7.9	1	11.5	ns
t <sub>PHL</sub>	AOFB	T			5.5	7.9	1	11.5	115
t <sub>PLH</sub>	A or B	×	Y C <sub>L</sub> = 50 pF -		8	11.4	1	15	ns
t <sub>PHL</sub>	7010	T T			8	11.4	1	15	



#### 6.7 Switching Characteristics, 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			–40°C TO	125°C	UNIT	
PARAMETER		10 (001901)		MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	v	C <sub>1</sub> = 15 pF		3.7	5.5	1	8.5	nc	
t <sub>PHL</sub>		T	CL = 15 pF		3.7	5.5	1	8.5	ns	
t <sub>PLH</sub>	A or D	A or B	V	C <sub>1</sub> = 50 pF		5.2	7.5	1	10.5	ns
t <sub>PHL</sub>	AUD	T	CL - 50 pr		5.2	7.5	1	10.5	113	


#### 6.8 Operating Characteristics

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	9.5	pF



#### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 3$  ns,  $t_{f} \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Loa	d Circuit and	Voltage	Waveforms
-----------------	---------------	---------	-----------

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>



#### 8 Detailed Description

#### 8.1 Overview

The SN74AHC1G00-Q1 contains four independent 2-input AND Gates with Schmitt-trigger inputs. Each gate performs the Boolean function  $Y = A \times B$  in positive logic. The output level is referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

#### 8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Device Functional Modes

Table 8-1. Function Table									
IN	PUTS	OUTPUT							
Α	В	Y							
Н	Н	L							
L	Х	н							
Х	L	Н							



#### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

In this application, two 2-input NAND gates are used to create an active-low SR latch as shown in *Figure 9-1*. The two additional gates can be used for a second SR latch, or the inputs can be grounded and both channels left unused.

The SN74AHC1G00-Q1 is used to drive the tamper indicator LED and provide one bit of data to the system controller. When the tamper switch outputs LOW, the output Q becomes HIGH. This output remains HIGH until the system controller addresses the event and sends a LOW signal to the R input which returns the Q output back to LOW.

#### 9.2 Typical Application




Figure 9-1. Typical application block diagram

#### 9.3 Design Requirements

#### 9.4 Detailed Design Procedure

- 1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the Layout.
- Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal
  performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC00Q1 to the receiving device.
- Ensure the resistive load at the output is larger than (V<sub>CC</sub> / I<sub>O</sub>(max)) Ω. This will ensure that the maximum output current from the Section 6.1 is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation



#### 9.5 Application Curves



Figure 9-2. Application timing diagram

#### 9.6 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.


#### 9.7 Layout

#### 9.7.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.7.2 Layout Example







#### **10 Device and Documentation Support**

#### **10.1 Documentation Support (Analog)**

#### **10.1.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G00DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	36CH	Samples
SN74AHC1G00QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AAU	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74AHC1G00-Q1 :

• Catalog : SN74AHC1G00

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G00DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G00QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



www.ti.com

### PACKAGE MATERIALS INFORMATION

4-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G00DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74AHC1G00QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0

# **DBV0005A**



# **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DCK0005A**



# **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DCK0005A

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated