











#### SN74AHC1GU04

SCLS343S - APRIL 1996-REVISED OCTOBER 2016

# **SN74AHC1GU04 Single Inverter Gate**

### **Features**

- Operating Range of 2-V to 5.5-V V<sub>CC</sub>
- **Unbuffered Output**
- ±8-mA Output Drive at 5 V
- Latch-Up Performance Exceeds 250 mA Per
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 200-V Machine Model
  - 1000-V Charged-Device Model

## 2 Applications

- Wireless and Telecom Infrastructure
- **Audio Mixers**
- TVs
- Set-Top-boxes
- Audio
- Servers
- Cameras: Surveillance
- Software Defined Radio (SDR)

## 3 Description

The SN74AHC1GU04 device contains a single inverter gate. The device performs the Boolean function  $Y = \overline{A}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
SN74AHC1GU04DBV	SOT-23 (5)	2.90 mm x 1.60 mm			
SN74AHC1GU04DCK	SC-70 (5)	2.00 mm x 1.30 mm			
SN74AHC1GU04DRL	SOT (5)	1.65 mm x 1.20 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated



### **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	8
2	Applications 1		8.3 Feature Description	8
3	Description 1		8.4 Device Functional Modes	8
4	Revision History2	9	Application and Implementation	. 9
5	Pin Configuration and Functions		9.1 Application Information	9
6	Specifications4		9.2 Typical Application	9
•	6.1 Absolute Maximum Ratings4	10	Power Supply Recommendations	10
	6.2 ESD Ratings	11	Layout	11
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	11
	6.4 Thermal Information		11.2 Layout Example	11
	6.5 Electrical Characteristics5	12	Device and Documentation Support	12
	6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V 5		12.1 Receiving Notification of Documentation Updates	12
	6.7 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 5$		12.2 Community Resources	12
	6.8 Operating Characteristics		12.3 Trademarks	12
	6.9 Typical Characteristics		12.4 Electrostatic Discharge Caution	12
7	Parameter Measurement Information		12.5 Glossary	12
8	Detailed Description 8	13	Mechanical, Packaging, and Orderable	12
	8.1 Overview 8		IIIOIIIIauoii	12

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	nges from Revision R (December 2014) to Revision S	Page
• D	Deleted "2-Input" from data sheet title	
• A	dded missing package names	
	Changed "SOT-553" to "SOT"	
	Changed " $I_{OH}$ = 50 $\mu$ A" to " $I_{OL}$ = 50 $\mu$ A" for $V_{OL}$ in <i>Electrical Characteristics</i> table	
• C	Changed Typical Application Schematic with a more accurate image	
• A	dded Receiving Notification of Documentation Updates section and Community Resources section	12


## Changes from Revision Q (June 2005) to Revision R


Page


Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table.



# 5 Pin Configuration and Functions







NC - No internal connection

See mechanical drawings for dimensions.

## **Pin Functions**

PIN		TVDE	DESCRIPTION				
NO.	NAME	TYPE	DESCRIPTION				
1	NC	_	No connection				
2	А	I	Input A				
3	GND	_	Ground pin				
4	Υ	0	Output Y				
5	V <sub>CC</sub>	_	Power pin				

Copyright © 1996–2016, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
$V_{I}$	Input voltage (2)		-0.5	7	٧
Vo	Output voltage (2)				
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
$I_{OK}$	Output clamp current	• • •		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through each V <sub>CC</sub> or GND			±50	mA
$T_{J}$	Junction temperature		150	ô	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic disabores	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\/
V <sub>(ESD)</sub> EI	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.7			
$V_{IH}$	High-level input voltage	$V_{CC} = 3 V$	2.4		V	
		V <sub>CC</sub> = 5.5 V	4.4			
		V <sub>CC</sub> = 2 V		0.3		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.6	V	
		V <sub>CC</sub> = 5.5 V		1.1		
V <sub>IH</sub>	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
$I_{OH}$	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$			mA	
		V <sub>CC</sub> = 2 V		50	μΑ	
$I_{OL}$	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	0	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHC1GU04

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

			SN74AHC1GU04					
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT			
			5 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	231.3	287.6	328.7	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	119.9	97.7	105.1	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	65.	150.3	°C/W			
ΨЈТ	Junction-to-top characterization parameter	17.8	2.0	6.9	°C/W			
ΨЈВ	Junction-to-board characterization parameter	60.1	64.2	148.4	°C/W			

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	<sub>A</sub> = 25°C		−40°C to	+85°C	-40°C to +125°C		UNIT	
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	1.8	2		1.8		1.9		
V <sub>OH</sub>	$I_{OH} = -50 \mu A$	3 V	2.7	3		2.7		2.7			
		4.5 V	4	4.5		4		4.4		V	
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48			
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8			
	I <sub>OL</sub> = 50 μA	2 V			0.2		0.2		0.1		
		3 V			0.3		0.3		0.1		
V <sub>OL</sub>		4.5 V			0.5		0.5		0.1	V	
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.44		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44		
I	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10		10	μΑ	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10		10	pF	

# 6.6 Switching Characteristics, $V_{CC}$ = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T	= 25°C		-40°( +85		-40°C to +	125°C	UNIT							
	(INPOT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX								
t <sub>PLH</sub>	Α	^	V	C 45 pF		5	7.1	1	8.5	1	9.5	20						
t <sub>PHL</sub>		Y	ī	Ť	Y	$C_L = 15 pF$	C <sub>L</sub> = 15 pr	Υ	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 15 pr	C <sub>L</sub> = 13 μr		5	7.1	1	8.5	1	9.5
t <sub>PLH</sub>	A	V	C <sub>L</sub> = 50 pF		7.5	10.6	1	12	1	13	20							
t <sub>PHL</sub>	А	Ť			7.5	10.6	1	12	1	13	ns							

# 6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO	OUTPUT CAPACITANCE	T,	λ = 25°C		-40°( +85		-40°C to +	125°C	UNIT	
	(INPUT)	(OUTPUT)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>		Y		V 0 45 5 5		3.5	5.5	1	6	1	6.5	
t <sub>PHL</sub>	A		$C_L = 15 pF$		3.5	5.5	1	6	1	6.5	ns	

Product Folder Links: SN74AHC1GU04



# Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	•	λ = 25°C		-40°( +85		–40°C to	⊦125°C	UNIT
	(INPUT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	V	C 50 pF		5	7	1	8	1	8.5	20
t <sub>PHL</sub>		A Y	$C_L = 50 \text{ pF}$		5	7	1	8	1	8.5	ns


## 6.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	7.3	pF

# 6.9 Typical Characteristics






Submit Documentation Feedback

Copyright © 1996–2016, Texas Instruments Incorporated



#### 7 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \,\Omega$ ,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuit And Voltage Waveforms



## 8 Detailed Description

#### 8.1 Overview

The SN74AHC1GU04 device contains a single inverter gate. The device performs the Boolean function  $Y = \overline{A}$ . Internal circuitry consists of a single-stage inverter that can be used in analog applications, such as crystal oscillators.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Logic Diagram (Positive Logic)

## 8.3 Feature Description

- · Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- The unbuffered output is ideal for use in oscillator circuits

### 8.4 Device Functional Modes

Table 1 lists the functional modes of SN74AHC1GU04.

**Table 1. Function Table** 

INPUT A	OUTPUT Y
Н	L
L	Н



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

A CMOS inverter is used as a linear amplifier in oscillator applications. Similar to a conventional amplifier, their open-loop gain is a critical characteristic. The bandwidth of an inverter decreases as the operating voltage decreases. The open-loop gain of the AHC1GU04 device is shown in Figure 6.

## 9.2 Typical Application




Figure 5. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 6. Open-Loop Gain

## 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



## 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 11.2 Layout Example




Figure 7. Layout Diagram

Product Folder Links: SN74AHC1GU04



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 16-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AHC1GU04DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AU4G	Samples
SN74AHC1GU04DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(AU43, AU4G, AU4J, AU4L, AU4S)	Samples
SN74AHC1GU04DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 85	ADY	Samples
SN74AHC1GU04DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(AD3, ADG, ADJ, AD L, ADS)	Samples
SN74AHC1GU04DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ADS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Apr-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 16-Apr-2024

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHC1GU04DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1GU04DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1GU04DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1GU04DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1GU04DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1GU04DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3



www.ti.com 16-Apr-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AHC1GU04DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1GU04DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHC1GU04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1GU04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1GU04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1GU04DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0





### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated