	OCTAL BUS TRANSCE WITH 3-STATE OUTF SGDS018 - FEBRUAR
<ul> <li>Q Devices Meet Automotive Performance Requirements</li> </ul>	DW OR PW PACKAGE (TOP VIEW)
<ul> <li>Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval</li> </ul>	DIR [1 20] V <sub>CC</sub> A1 [2 19] OE A2 [3 18] B1
<ul> <li>Operating Range 2-V to 5.5-V V<sub>CC</sub></li> </ul>	A3 [] 4 17 [] B2
<ul> <li>Latch-Up Performance Exceeds 250 mA Per</li> </ul>	A4 🛛 5 16 🗍 B3
JESD 17	A5 <b>[</b> 6 15 <b>]</b> B4
	A6 [] 7 14 ]] B5
description	A7 [] 8 13 [] B6
The SN74AHC245Q octal bus transceiver is	A8 🛛 9 12 🛛 B7
designed for asynchronous two-way	GND 🛛 10 🛛 11 🗍 B8

designed asynchronous two-way for communication between data buses. The control-function implementation minimizes external timing requirements.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – DW	Tape and reel	SN74AHC245QDWR	AHC245Q
-40 C 10 125 C	TSSOP – PW	Tape and reel	SN74AHC245QPWR	HA245Q

**ORDERING INFORMATION** 

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(each transceiver)										
INP	UTS	OPERATION								
OE	DIR	OPERATION								
L	L	B data to A bus								
L	н	A data to B bus								
н	Х	Isolation								

# **FUNCTION TABLE**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

SN74AHC245Q

ARY 2002


#### SN74AHC245Q OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SGDS018 - FEBRUARY 2002

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



**To Seven Other Channels** 



SGDS018 - FEBRUARY 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>1</sub> (see Note 1): Control inputs	–0.5 V to 7 V
I/O, output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0): Control inputs	
I/O, output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	
Continuous output current, $I_{O}$ ( $V_{O}$ = 0 to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	58°C/W
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1	V	
		V <sub>CC</sub> = 5.5 V	3.85		
		$V_{CC} = 2 V$		0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
٧I	Input voltage	OE or DIR	0	5.5	V
Vo	Output voltage	A or B	0	VCC	V
		$V_{CC} = 2 V$		-50	μA
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			mA
		$V_{CC} = 5 V \pm 0.5 V$		n	
		V <sub>CC</sub> = 2 V		50	μA
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	~ ^
		$V_{CC}$ = 5 V ± 0.5 V		8 mA	
A+/A1/	Input transition rise or fall rate $\frac{V_{CC} = 3.3 \text{ V} \pm}{V_{CC} = 5 \text{ V} \pm 0.}$			100	ns/V
$\Delta t/\Delta v$				20	115/V
Т <sub>А</sub>	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SGDS018 - FEBRUARY 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			Vee	Τį	<b>₄ = 25°C</b>	;	MIN	МАХ	UNIT
F	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	WIIN	MAX	UNIT
			2 V	1.9	2		1.9		
		I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
VOH			4.5 V	4.4	4.5		4.4		V
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
		I <sub>OH</sub> = –8 mA	4.5 V	3.94			3.8		
			2 V			0.1		0.1	
	V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	V
VOL			4.5 V			0.1		0.1	
		I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
1.	A or B inputs		5.5 V			±0.1		±1	
1 <sub>1</sub>	OE or DIR	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
loz†		$V_{O} = V_{CC}$ or GND, $V_{I} (\overline{OE}) = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5	μA
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA
Сi	OE or DIR	$V_I = V_{CC}$ or GND	5 V		2.5	10			pF
Cio	A or B inputs	VI = V <sub>CC</sub> or GND	5 V		4				pF

<sup>†</sup> The parameter I<sub>OZ</sub> includes the input leakage current.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	ТА	= 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	IVIAA	UNIT
<sup>t</sup> PLH	A or B	B or A	$C_{\rm L} = 15  \rm pE$		5.8	8.4	1	10	ns
<sup>t</sup> PHL	AUB	BOLA	C <sub>L</sub> = 15 pF		5.8	8.4	1	10	115
<sup>t</sup> PZH	OE	A or B			8.5	13.2	1	15.5	ns
<sup>t</sup> PZL	UE	AUB	C <sub>L</sub> = 15 pF		8.5	13.2	1	15.5	115
<sup>t</sup> PHZ	OE	A or B	C <sub>I</sub> = 15 pF		8.9	12.5	1	15.5	ns
<sup>t</sup> PLZ	UE	AUB			8.9	12.5	1	15.5	115
<sup>t</sup> PLH	A or B	B or A	C <sub>L</sub> = 50 pF		8.3	11.9	1	13.5	20
<sup>t</sup> PHL	AUID	BUR			8.3	11.9	1	13.5	ns
<sup>t</sup> PZH	OE	A or B	$C_{\rm L} = 50  \rm pF$		11	16.7	1	19	
<sup>t</sup> PZL	UE	AUIB	CL = 50 pF		11	16.7	1	19	ns
<sup>t</sup> PHZ	OE	A or B	$C_{\rm L} = 50  \rm pF$		11.5	15.8	1	18	
<sup>t</sup> PLZ			C <sub>L</sub> = 50 pF		11.5	15.8	1	18	ns



SGDS018 - FEBRUARY 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

00	-								
PARAMETER	FROM	то	LOAD	Тд	_ = 25°C	;	MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX			UNIT
<sup>t</sup> PLH	A or B	B or A	C <sub>I</sub> = 15 pF		4	5.5	1	6.5	ns
<sup>t</sup> PHL	AUID	BUIA			4	5.5	1	6.5	115
<sup>t</sup> PZH	OE	A or B	$C_{\rm L} = 15  \rm pE$		5.8	8.5	1	10	ns
<sup>t</sup> PZL	UE	AUD	C <sub>L</sub> = 15 pF		5.8	8.5	1	10	115
<sup>t</sup> PHZ	OE	A or B	C <sub>L</sub> = 15 pF		5.6	7.8	1	9.2	ns
<sup>t</sup> PLZ	ÛE	AUB			5.6	7.8	1	9.2	
<sup>t</sup> PLH	A or B	B or A	C. 50 pF		5.5	7.5	1	8.5	ns
<sup>t</sup> PHL	AUIB	BUIA	C <sub>L</sub> = 50 pF		5.5	7.5	1	8.5	115
<sup>t</sup> PZH	OE	A or B	$C_{\rm L} = 50  \rm pE$		7.3	10.6	1	12	-
<sup>t</sup> PZL		AUD	CL = 50 pF		7.3	10.6	1	12	ns
<sup>t</sup> PHZ	OE	A or B	$C_{\rm L} = 50  \rm pE$		7	9.7	1	11	-
<sup>t</sup> PLZ		AUID	C <sub>L</sub> = 50 pF		7	9.7	1	11	ns

# noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.9		V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.9		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.3		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



SGDS018 - FEBRUARY 2002



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74AHC245QDWRG4Q1	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		AHC245Q1	Samples
SN74AHC245QPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245Q	Samples
SN74AHC245QPWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		HA245Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC245QDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC245QPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC245QPWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC245QDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC245QPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC245QPWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DW0020A**



# **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated