

DGG OR DL PACKAGE

SCES037F-JULY 1995-REVISED SEPTEMBER 2004

### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### **DESCRIPTION/ORDERING INFORMATION**

This 20-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load drive the bus lines significantly. nor The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DGG	(TOP VI		AGE
1 <mark>0E</mark>		56	]1CLK
1Q1	2	55	]1D1
1Q2	3	54	]1D2
GND	4	53	] GND
1Q3	5	52	]1D3
1Q4	6	51	]1D4
V <sub>CC</sub>	7	50	]v <sub>cc</sub>
1Q5	8	49	]1D5
1Q6	9	48	]1D6
1Q7	10	47	
GND	11		] GND
1Q8	12	45	]1D8
1Q9	13	44	]1D9
1Q10	14	43	]1D10
2Q1	15	42	]2D1
2Q2	16	41	]2D2
2Q3		40	]2D3
GND	18	39	]GND
2Q4	19	38	2D4
2Q5	20	37	]2D5
2Q6	21	36	]2D6
Vcc	22	35	]v <sub>cc</sub>
2Q7	23	34	]2D7
2Q8	24	33	]2D8
GND	25	32	]GND
2Q9	26	31	]2D9
2Q10	27	30	]2D10
2 <mark>0E</mark>	28	29	]2CLK

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	TOP-SIDE MARKING		
	SSOP - DL	Tube	SN74ALVCH16821DL	ALVCH16821	
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCH16821DLR	ALVCH10021	
	TSSOP - DGG	Tape and reel	SN74ALVCH16821DGGR	ALVCH16821	

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.


## SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004



#### FUNCTION TABLE (each 10-bit flip-flop)

	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	$\uparrow$	Н	н
L	$\uparrow$	L	L
L	H or L	Х	$Q_0$
Н	Х	Х	Z



### LOGIC DIAGRAM (POSITIVE LOGIC)

To Nine Other Channels



SCES037F-JULY 1995-REVISED SEPTEMBER 2004

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V	
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current		-50	mA		
I <sub>O</sub>	Continuous output current			±50	mA	
	Continuous current through each V <sub>CC</sub> or GNI	Continuous current through each V <sub>CC</sub> or GND				
0	Declares the resulting edge of $\binom{4}{2}$	DGG package		48	0000	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		56	°C/W	
T <sub>stg</sub>	Storage temperature range	-65	150	°C		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		1.65	3.6	V		
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$				
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35  imes V_{CC}$			
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V		
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8			
VI	Input voltage		0	V <sub>CC</sub>	V		
Vo	Output voltage		0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 1.65 V		-4			
		V <sub>CC</sub> = 2.3 V		-12	~ ^		
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA		
		$V_{CC} = 3 V$		-24			
		V <sub>CC</sub> = 1.65 V		4			
		V <sub>CC</sub> = 2.3 V		12			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA		
		$V_{CC} = 3 V$		24	4		
$\Delta t/\Delta v$	Input transition rise or fall rate	nput transition rise or fall rate					
T <sub>A</sub>	Operating free-air temperature	-40	85	°C			

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037F-JULY 1995-REVISED SEPTEMBER 2004

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNI	
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		$I_{OH} = -6 \text{ mA}$	2.3 V	2				
V <sub>OH</sub>			2.3 V	1.7			V	
		I <sub>OH</sub> = -12 mA	2.7 V	2.2				
			3 V	2.4				
		I <sub>OH</sub> = -24 mA	3 V	2				
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
V <sub>OL</sub>		I <sub>OL</sub> = 4 mA	1.65 V			0.45		
		I <sub>OL</sub> = 6 mA	2.3 V			0.4		
		1	2.3 V			0.7	V	
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA	3 V			0.55		
l <sub>l</sub>		$V_1 = V_{CC}$ or GND	3.6 V			±5	μA	
		V <sub>1</sub> = 0.58 V	1.65 V	25				
1		V <sub>1</sub> = 1.07 V	1.65 V	-25				
		V <sub>1</sub> = 0.7 V	2.3 V	45				
I <sub>I(hold)</sub>		V <sub>1</sub> = 1.7 V	2.3 V	-45			μA	
<b>、</b> ,		V <sub>1</sub> = 0.8 V	3 V	75				
		V <sub>1</sub> = 2 V	3 V	-75				
		$V_1 = 0$ to 3.6 V <sup>(2)</sup>	3.6 V			±500		
l <sub>oz</sub>		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
lcc		$V_1 = V_{CC}$ or GND, $I_0 = 0$	3.6 V			40	μA	
Δl <sub>CC</sub>		One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
C	Control inputs		0.01/		3.5			
C <sub>i</sub>	Data Inputs	$V_1 = V_{CC}$ or GND	3.3 V		6		pF	
C <sub>o</sub> C	Outputs	$V_0 = V_{CC}$ or GND	3.3 V		7		pF	

IEXAS

TRUMENTS www.ti.com

(1)

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 2 ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		(1)		150		150		150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	(1)		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	(1)		4.4		3.9		3.4		ns
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	(1)		0		0		0		ns

(1) This information was not available at the time of publication.



SCES037F-JULY 1995-REVISED SEPTEMBER 2004

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1	.8 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V : V	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = 3 ± 0.3	8.3 V V	UNIT
	(INFUT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
t <sub>pd</sub>	CLK	Q		(1)	1	5.8		5.3	1	4.5	ns
t <sub>en</sub>	OE	Q		(1)	1	6.6		6.2	1	5.1	ns
t <sub>dis</sub>	OE	Q		(1)	1	5.7		5	1	4.6	ns

(1) This information was not available at the time of publication.

## **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAME	TER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation	Outputs enabled	C = 50  pc  f = 10  MHz	(1)	36	40	рF	
C <sub>pd</sub>	capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	(1)	22	24	рг	


(1) This information was not available at the time of publication.

## SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS






### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Γ	V <sub>CC</sub>	IN	PUT	V	v	<u>^</u>	Р	V
		VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
Γ	1.8 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
	2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
	3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.





10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH16821DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16821	Samples
SN74ALVCH16821DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16821	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16821DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16821DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVCH16821DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated