## FEATURES

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## DESCRIPTION

This 18-bit bus-interface flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.
The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18 -bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

| dgG OR DL PACKAGE (TOP VIEW) |  |
| :---: | :---: |
| $1 \overline{\mathrm{CLR}} 1$ | $\cup_{56}$ ICLK |
| 1 $\overline{O E} 2$ | 551 CLKEN |
| 1Q1 3 | 541 101 |
| GND 4 | 53 GND |
| 1Q2 [5 | 521 D 2 |
| 1Q3 [6 | 51 1D3 |
| $\mathrm{v}_{\mathrm{CC}}[7$ | ${ }_{50} \mathrm{~V}_{\mathrm{CC}}$ |
| 1Q4 8 | 49 104 |
| 1Q5 9 | 48 1D5 |
| 1Q6 10 | $471 \mathrm{D6}$ |
| GND 11 | 46 GND |
| 1Q7 12 | 451 107 |
| 1Q8 [13 | 44 1D8 |
| 1Q9 14 | 431 10 |
| 2Q1 ${ }^{15}$ | 42 2D1 |
| 2Q2 ${ }^{16}$ | 41 2D2 |
| 2Q3 [17 | 40 2d3 |
| GND [18 | 39 GND |
| 2Q4 19 | 38 204 |
| 2Q5 20 | 37 T 2 5 |
| 2Q6 21 | 36 2D6 |
| $\mathrm{V}_{\mathrm{CC}}$ [ 22 | ${ }^{35} \mathrm{~V}_{\mathrm{CC}}$ |
| 2Q7 ${ }^{23}$ | $34] 2 \mathrm{7}$ |
| 2Q8 24 | 33 2D8 |
| GND 25 | 32 GND |
| 2Q9 26 | 31 2D9 |
| $2 \overline{O E}{ }^{27}$ | 30 2CLKEN |
| $2 \overline{\mathrm{CLR}}$ [28 | 29]2CLK |

A buffered output-enable ( $\overline{\mathrm{OE}})$ input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
The output-enable ( $\overline{\mathrm{OE}}$ ) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16823 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

[^0]FUNCTION TABLE
(each 9-bit flip-flop)

| INPUTS |  |  |  |  | $\underset{\mathbf{Q}}{\text { OUTPUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLR | CLKEN | CLK | D |  |
| L | L | X | X | X | L |
| L | H | L | $\uparrow$ | H | H |
| L | H | L | $\uparrow$ | L | L |
| L | H | L | L | X | $\mathrm{Q}_{0}$ |
| L | H | H | X | X | $\mathrm{Q}_{0}$ |
| H | X | X | X | X | Z |


|  |  | OGIC SYMBOL ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 10E | $2 \quad N$ | EN1 |  |  |
|  | $1$ | R2 |  |  |
|  | 55 |  |  |  |
| 1CLKEN | 56 | G3 |  |  |
| 1CLK | 56 | 3C4 |  |  |
|  | 27 N |  |  |  |
| 2OE | 28 - | EN5 |  |  |
| 2 CLR | 28 N | R6 |  |  |
| 2CLKEN | $30 \quad N$ |  |  |  |
|  | 29 | G7 |  |  |
| 2CLK |  | > 78 |  |  |
|  | 54 | 1 | 3 |  |
| 1D1 | 54 | 4D 1,2 |  | 1Q1 |
| 1D2 | 52 |  | 5 | Q2 |
|  | 51 |  | 6 |  |
| 1 D 3 | 49 |  | 8 | 1Q3 |
| 1D4 |  |  |  | 1Q4 |
| 1 D 5 | 48 |  | 9 | 105 |
|  | 47 |  | 10 |  |
| 1 D6 | 45 |  | 12 | 1Q6 |
| 1D7 |  |  |  | 1Q7 |
| 1D8 | 44 |  | 13 | Q8 |
| 1D9 | 43 |  | 14 |  |
|  | 42 |  | 15 |  |
| 2D1 | 41 | 8D $\quad 5,6 \nabla$ | 16 | 2Q1 |
| 2D2 |  |  |  | 2Q2 |
| 2D3 | 40 |  | 17 | 2Q3 |
|  | 38 |  | 19 |  |
| 2D5 | 37 |  | 20 | 2Q4 |
| 2D5 | 36 |  | 21 | 2Q5 |
| 2D6 |  |  |  | 2Q6 |
| 2 D 7 | 34 |  | 23 | Q7 |
| 2 D 8 | 33 |  | 24 |  |
|  | 31 |  | 26 |  |
| 2D9 |  |  |  | 2Q9 |

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage range |  | -0.5 | 4.6 | V |
| $V_{1}$ | Input voltage range ${ }^{(2)}$ |  | -0.5 | 4.6 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage range ${ }^{(2)(3)}$ |  | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\text {OK }}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| $\mathrm{I}_{0}$ | Continuous output current |  |  | $\pm 50$ | mA |
|  | Continuous current through $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 100$ | mA |
|  | ckage thermal impedance | DGG package |  | 81 | OW |
| ЈA | ( | DL package |  | 74 | C/N |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) This value is limited to 4.6 V maximum.
(4) The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions ${ }^{(1)}$

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 1.65 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $\times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 |  |
| lor | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 | mA |
| Ion | H-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 |  |
| 1 | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 | mA |
| IoL |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

(1) All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

WITH 3-STATE OUTPUTS
SCES038F-JULY 1995-REVISED APRIL 2005

## Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure_1 through Figure_3)

(1) This information was not available at the time of publication.

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure_1 through Figure 3)

| PARAMETER | FROM (INPUT) | TO(OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | (1) | 150 |  | 150 |  | 150 |  | MHz |
| $t_{\text {pd }}$ | CLK | Q | (1) | 1 | 5.8 |  | 5.2 | 1 | 4.5 | ns |
|  | $\overline{\mathrm{CLR}}$ |  | (1) | 1 | 5.4 |  | 5.2 | 1.2 | 4.6 |  |
| $\mathrm{t}_{\text {en }}$ | OE | Q | (1) | 1 | 6 |  | 5.7 | 1 | 4.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE | Q | (1) | 1.1 | 5.4 |  | 4.7 | 1.3 | 4.5 | ns |

(1) This information was not available at the time of publication.

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted), $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}{ }^{(1)}$ |  |  | 250 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | 1 | 3.5 | ns |
|  | $\overline{\text { CLR }}$ |  | 1.2 | 4.1 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q | 1 | 3.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE | Q | 1.3 | 4.5 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{(1)}$ |  |  |  | 0.5 | ns |

(1) Values are characterized but not production tested.

## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ | (1) | 27 | 30 | pF |
|  |  | Outputs disabled | (1) |  | 16 | 18 |  |  |

(1) This information was not available at the time of publication.

SCES038F-JULY 1995-REVISED APRIL 2005

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V}$


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATION


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{p L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}_{\text {PLZ }} / \mathbf{t}_{\text {PZL }}$ | $2 \times \mathbf{V}_{\text {CC }}$ |
| $\mathbf{t}_{\text {PHZ }} / \mathbf{t}_{\text {PZH }}$ | GND |

LOAD CIRCUIT


VOLTAGE WAVEFORMS PULSE DURATION


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{t}_{\text {PZL }}$ | 6 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZ }}$ | GND |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


[^1]NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16823DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVCH16823 | Samples |
| SN74ALVCH16823DGVR | ACTIVE | TVSOP | DGV | 56 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VH823 | Samples |
| SN74ALVCH16823DL | ACTIVE | SSOP | DL | 56 | 20 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVCH16823 | Samples |
| SN74ALVCH16823DLR | ACTIVE | SSOP | DL | 56 | 1000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVCH16823 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16823DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVCH16823DGVR | TVSOP | DGV | 56 | 2000 | 330.0 | 24.4 | 6.8 | 11.7 | 1.6 | 12.0 | 24.0 | Q1 |
| SN74ALVCH16823DLR | SSOP | DL | 56 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16823DGGR | TSSOP | DGG | 56 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ALVCH16823DGVR | TVSOP | DGV | 56 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ALVCH16823DLR | SSOP | DL | 56 | 1000 | 367.0 | 367.0 | 55.0 |

## TUBE



B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W $(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16823DL | DL | SSOP | 56 | 20 | 473.7 | 14.24 | 5110 | 7.87 |



| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-194.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE: 8 X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DL (R-PDSO-G56)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
    Widebus, EPIC are trademarks of Texas Instruments.

[^1]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES

