

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004

DGG. DGV. OR DL PACKAGE

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.6 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

	(TOP	VIEW)	
		J	L
NC [56	GND
NC [2	55	INC
Y1 [3	54	A1
GND	4	53	GND
Y2	5	52	A2
Y3 [6	51	A 3
V _{CC}	7	50	V _{cc}
Y4 [8	49	A 4
Y5 [9	48	A5
Y6 [10	47] A6
GND [11	46] GND
Y7 [12	45] A7
Y8 [13	44] A8
Y9 [14	43] A9
Y10	15	42	A10
Y11 [16	41	A11
Y12 [17	40]A12
GND [18	39] GND
Y13 [19	38] A13
Y14 [20	37	A14
Y15 [21	36	A15
V _{CC} [22	35]v _{cc}
Y16 [23	34]A16
Y17 [24	33]A17
GND [25	32	GND
Y18 [26	31]A18
OE [27	30]сік
LE [28	29	GND

NC - No internal connection

ORDERING INFORMATION

T _A	PACKAG	<u>=</u> (1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ALVCH16835DL	ALVCH16835
	550P - DL	Tape and reel	SN74ALVCH16835DLR	ALVUN10030
40°C to 95°C	TSSOP - DGG Tape and reel		SN74ALVCH16835DGGR	ALVCH16835
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74ALVCH16835DGVR	VH835
	VFBGA - GQL	Tono and roal	SN74ALVCH16835KR	VH835
	VFBGA - ZQL (Pb-free)	Tape and reel	74ALVCH16835ZQLR	VIIOOO

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004



GQL OR ZQL PACKAGE (TOP VIEW)

	_	1	2	3	4	5	6
Α	$\left(\right)$					С	
в		С	С	С	С	С	\bigcirc
С		С	С	С	С	С	С
D		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е		С	\bigcirc			\bigcirc	\bigcirc
F		С	\bigcirc			С	\bigcirc
G		С	\bigcirc	\bigcirc	\bigcirc	С	С
н		С	\bigcirc	\bigcirc	\bigcirc	С	С
J		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
κ		С	С	С	С	С	С
	\sim						

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	Y1	NC	NC	GND	NC	A1
В	Y3	Y2	GND	GND	A2	A3
С	Y5	Y4	V _{CC}	V _{CC}	A4	A5
D	Y7	Y6	GND	GND	A6	A7
E	Y9	Y8			A8	A9
F	Y10	Y11			A11	A10
G	Y12	Y13	GND	GND	A13	A12
Н	Y14	Y15	V _{CC}	V _{CC}	A15	A14
J	Y16	Y17	GND	GND	A17	A16
к	Y18	ŌĒ	LE	GND	CLK	A18

(1) NC - No internal connection

FUNCTION TABLE


	INP	UTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	н	Х	Н	Н
L	L	\uparrow	L	L
L	L	\uparrow	н	Н
L	L	н	Х	Y ₀ ⁽¹⁾
L	L	L	Х	Y ₀ ⁽¹⁾ Y ₀ ⁽²⁾

Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low
 Output level before the indicated steady-state input conditions were

established

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004

LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels Pin numbers shown are for the DGG, DGV, and DL packages.

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC}	or GND		±100	mA
		DGG package		64	
0	Deckage thermal impedance (4)	DGV package		48	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		56 °C/	
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(2)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
	Ligh lovel entruit entreet	V _{CC} = 2.3 V		-12	mA
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-12	
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
		$V_{CC} = 2.3 V$		12	
I _{OL}	Low-level output current	$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
	I _{OH} = -4 mA	1.65 V	1.2				
	I _{OH} = -6 mA	2.3 V	2				
V _{OH}		2.3 V	1.7			V	
	I _{OH} = -12 mA	2.7 V	2.2				
		3 V	2.4				
	I _{OH} = -24 mA	3 V	2				
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
	I _{OL} = 4 mA	1.65 V			0.45		
V _{OL}	I _{OL} = 6 mA	2.3 V			0.4	V	
	1. 10	2.3 V			0.7	V	
	I _{OL} = 12 mA	2.7 V			0.4		
	I _{OL} = 24 mA	3 V			0.55		
lı	$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μA	
	V ₁ = 0.58 V	1.65 V	25				
	V _I = 1.07 V	1.65 V	-25				
	V ₁ = 0.7 V	2.3 V	45			μA	
I _{I(hold)}	V ₁ = 1.7 V	2.3 V	-45				
	V ₁ = 0.8 V	3 V	75				
	V ₁ = 2 V	3 V	-75				
	$V_{I} = 0$ to 3.6 V ⁽²⁾	3.6 V			±500		
l _{oz}	$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA	
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
Control inputs		2.2.1/		3.5		- 5	
C _i Data inputs	$-V_1 = V_{CC} \text{ or } GND$	3.3 V		6		pF	
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF	

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 1.8 V		V_{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	/			(1)		150		150		150	MHz	
+	Pulse duration	LE high		(1)		3.3		3.3		3.3			
t _w	Puise duration	CLK high or low		(1)		3.3		3.3		3.3		ns	
		Data before CLK↑		(1)		2.2		2.1		1.7			
t _{su}	Setup time		CLK high	(1)		1.9		1.6		1.5		ns	
		Data before LE↓	CLK low	(1)		1.3		1.1		1			
1	Hold time	Data after CLK↑		(1)		0.6		0.6		0.7			
t _h		Data after LE \downarrow	CLK high or low	(1)		1.4		1.7		1.4		ns	

(1) This information was not available at the time of publication.

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	RAMETER FROM (INPUT)	TO V _{CC} = 1.8 V (OUTPUT)		1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
		(001101)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	А			(1)	1	4.2		4.2	1	3.6	
t _{pd}	LE	Y		(1)	1.3	5		4.9	1.3	4.2	ns
	CLK			(1)	1.4	5.5		5.2	1.4	4.5	
t _{en}	OE	Y		(1)	1.4	5.5		5.6	1.1	4.6	ns
t _{dis}	ŌĒ	Y		(1)	1	4.5		4.3	1.3	3.9	ns

Texas

TRUMENTS www.ti.com

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0°C to 65°C, $C_L = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.1	3.3 V 5 V	UNIT
	(INFOT)	(661-61)	MIN	MAX	
t _{pd}	CLK	Y	1.7	4.5	ns

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

'A - '	A - 20 0									
	PARAMETER		TEST CONDITIONS V _{CC} = 1.8 V TYP		$V_{CC} = 2.5 V$	V _{CC} = 3.3 V	UNIT			
					TYP	ТҮР	UNIT			
C	Power dissipation	Outputs enabled	$C_1 = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	26	31	۶E			
Cpd	C _{pd} capacitance	Outputs disabled	$O_L = 50 \text{ pr}, \text{ I} = 10 \text{ MHz}$	(1)	12	14	рF			


(1) This information was not available at the time of publication.

SCES053J-SEPTEMBER 1995-REVISED OCTOBER 2004

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH16835DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16835	Samples
SN74ALVCH16835DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VH835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16835DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVCH16835DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ALVCH16835DGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated