

DGG, DGV, OR DL PACKAGE

### FEATURES

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

### DESCRIPTION

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(TOP VI	EW)
_		<b>—</b>
1OEAB	1	56 1OEBA
1CLKAB	2	55 1CLKBA
1CLKENAB	3	54 1CLKENBA
GND [	4	53 GND
1A1 [	5	52 1B1
1A2 [	6	51 <b>1</b> 1B2
v <sub>cc</sub> [	7	50 V <sub>CC</sub>
1A3 [	8	49 <b>]</b> 1B3
1A4 [	9	48 <b>0</b> 1B4
1A5 [	10	47 <b>1</b> B5
GND [	11	46 GND
1A6 [	12	45 <b>0</b> 1B6
1A7 [	13	44 <b>1</b> B7
1A8 [	14	43 <b>0</b> 1B8
2A1 [	15	42 2B1
2A2 [	16	41 <b>0</b> 2B2
2A3 [	17	40 <b>0</b> 2B3
GND [	18	39 GND
2A4 [	19	38 <b>]</b> 2B4
2A5 [	20	37 2B5
2A6 [	21	36 <b>0</b> 2B6
v <sub>cc</sub> [	22	35 V <sub>CC</sub>
2A7 [	23	34 <b>0</b> 2B7
2A8 [	24	33 <b>]</b> 2B8
GND [	25	32 GND
2CLKENAB	26	31 2 2 CLKENBA
2CLKAB	27	30 2CLKBA
2 <mark>0EAB</mark>	28	29 20EBA

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16952 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.

SCES011E-JULY 1995-REVISED SEPTEMBER 2004


	TONOT		• • •	
	INPUTS	1		OUTPUT
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Х	B <sub>0</sub> <sup>(2)</sup>
х	L	L	х	B <sub>0</sub> <sup>(2)</sup> B <sub>0</sub> <sup>(2)</sup>
L	$\uparrow$	L	L	L
L	$\uparrow$	L	Н	н
Х	Х	Н	Х	Z

### **FUNCTION TABLE<sup>(1)</sup>**

<u>A-to-B data flow is shown; B-to-A data flow is similar, but uses</u> <u>CLKENBA</u>, CLKBA, and <u>OEBA</u>.
 Level of B before the indicated steady-state input conditions were

established






LOGIC SYMBOL<sup>(1)</sup>

<sup>(1)</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCES011E-JULY 1995-REVISED SEPTEMBER 2004





**To Seven Other Channels** 



### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
V		Except I/O ports <sup>(2)</sup>	-0.5	4.6	V
VI	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	$V_{CC} + 0.5$	v
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or	GND		±100	mA
		DGG package		81	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		86	°C/W
		DL package		74	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(2)

(4) The package thermal impedance is calculated in accordance with JESD 51.

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
		$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC}$ = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
	High lovel output ourrent	$V_{CC} = 2.3 V$		-12	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	ШA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
		$V_{CC} = 2.3 V$		12	A
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES011E-JULY 1995-REVISED SEPTEMBER 2004

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -4 mA	1.65 V	1.2		
	I <sub>OH</sub> = -6 mA	2.3 V	2		
V <sub>OH</sub>		2.3 V	1.7		V
	I <sub>OH</sub> = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I <sub>OH</sub> = -24 mA	3 V	2		
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 4 mA	1.65 V		0.45	
N/	I <sub>OL</sub> = 6 mA	2.3 V		0.4	V
V <sub>OL</sub>	1 10 10	2.3 V		0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V		0.4	
	I <sub>OL</sub> = 24 mA	3 V		0.55	
l <sub>l</sub>	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA
	V <sub>I</sub> = 0.58 V	1.65 V	25		
	V <sub>I</sub> = 1.07 V	1.65 V	-25		
	V <sub>1</sub> = 0.7 V	2.3 V	45		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45		μA
	V <sub>I</sub> = 0.8 V	3 V	75		
	V <sub>1</sub> = 2 V	3 V	-75		
	$V_{I} = 0$ to 3.6 $V^{(2)}$	3.6 V		±500	
I <sub>OZ</sub> <sup>(3)</sup>	$V_0 = V_{CC}$ or GND	3.6 V		±10	μA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA
ΔI <sub>CC</sub>	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA
C <sub>i</sub> Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V		3.5	pF
Cio A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V		8.5	pF

Texas

TRUMENTS www.ti.com

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter  $I_{\text{OZ}}$  includes the input leakage current.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency			(1)		150		150		150	MHz
	Dulas duration	CLKEN high	(1)		3.3		3.3		3.3		
τ <sub>w</sub>	Pulse duration	CLK high or low	(1)		3.3		3.3		3.3		ns
	Catua tima	Data before CLK	(1)		1.7		1.9		1.5		
t <sub>su</sub>	Setup time	CLKEN before CLK	(1)		1.2		1		1		ns
	Hold time	Data after CLK	(1)		0.6		0.6		0.8		
t <sub>h</sub>		CLKEN after CLK	(1)		1.1		0.9		1.1		ns

(1) This information was not available at the time of publication.



### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = 1 ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
t <sub>pd</sub>	CLK	A or B		(1)	1	4.1		4.6	1	3.9	ns
t <sub>en</sub>	OEBA or OEAB	A or B		(1)	1	5.4		5.3	1	4.4	ns
t <sub>dis</sub>	OEBA or OEAB	A or B		(1)	1	5.3		4.4	1.1	4	ns

(1) This information was not available at the time of publication.


### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST (	CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
0	Power dissipation	Outputs enabled	<b>C</b> 0	f = 10 MHz	(1)	53	71	~
C <sub>pd</sub>	capacitance	Outputs disabled	$C_{L} = 0,$		(1)	34	40	р⊢

(1) This information was not available at the time of publication.

SCES011E-JULY 1995-REVISED SEPTEMBER 2004



TEXAS IRUMENTS

www.ti.com

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 1. Load Circuit and Voltage Waveforms

### TEXAS INSTRUMENTS www.ti.com

## SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011E-JULY 1995-REVISED SEPTEMBER 2004




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
    Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms





# PARAMETER MEASUREMENT INFORMATION $V_{cc}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuit and Voltage Waveforms



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH16952DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16952	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

### **TAPE AND REEL INFORMATION**





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal					
Device	Package	Package	Pins	SPQ	


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16952DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16952DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

# **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated