

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004

2DIR 224

25 20E

FEATURES		L PACKAGE
• Member of the Texas Instruments Widebus™		VIEW)
Family		
Operates From 1.65 V to 3.6 V	1DIR [] 1	48] 1 <u>0E</u>
 Max t_{pd} of 4.2 ns at 3.3 V 	1B1 [] 2	47] 1A1
• ±12-mA Output Drive at 3.3 V	1B2 🛛 3 GND 🗍 4	46] 1A2 45] GND
 All Outputs Have Equivalent 26-Ω Series 		45 GND 44 1A3
Resistors, So No External Resistors Are	1B3 [] 5 1B4 [] 6	43] 1A4
Required		42 V _{CC}
Bus Hold on Data Inputs Eliminates the Need	1B5 🛙 8	41 1A5
for External Pullup/Pulldown Resistors	1B6 🛛 9	40 1A6
Latch-Up Performance Exceeds 250 mA Per	GND 🛛 10	39 GND
JESD 17	1B7 🚺 11	38] 1A7
ESD Protection Exceeds JESD 22	1B8 🚺 12	37] 1A8
- 2000-V Human-Body Model (A114-A)	2B1 🚺 13	36 2A1
- 200-V Machine Model (A115-A)	2B2 🛛 14	35 2A2
	GND 🛛 15	34 GND
DESCRIPTION/ORDERING INFORMATION	2B3 [16	33 2A3
This 16-bit (dual-octal) noninverting bus transceiver is	2B4 🛛 17	32 2A4
designed for 1.65-V to 3.6-V V_{CC} operation.	V _{CC} [] 18	31 V _{CC}
	2B5 [] 19	30 2A5
The SN74ALVCHR16245 is designed for asynchronous communication between data buses.	2B6 20 GND 21	29 2A6 28 GND
The control-function implementation minimizes	2B7 22	28 GND 27 2A7
external timing requirements.	2B7 [] 22 2B8 [] 23	26 2A7
	200 20	

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent $26 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PACKAGE)	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP - DL	Tape and reel	SN74ALVCHR16245LR	ALVCHR16245		
40°C to 05°C	TSSOP - DGG	Tape and reel	SN74ALVCHR16245GR	ALVCHR16245		
-40°C to 85°C	VFBGA - GQL	Tene and real	SN74ALVCHR16245KR	- VR245		
	VFBGA - ZQL (Pb-free)	Tape and reel	74ALVCHR16245ZQLR			

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004



GQL OR ZQL PACKAGE (TOP VIEW)

	_	1	2	3	4	5	6
A	$\left[\right]$	С	С	С	С	С	C
в		С	С	С	\bigcirc	С	\bigcirc
С		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
D		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е		С	\bigcirc			\bigcirc	\bigcirc
F		С	С			\bigcirc	С
G		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
н		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
κ		С	С	С	С	С	\bigcirc
	\sim						

TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND GND		1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
к	2DIR	NC	NC	NC	NC	2 0E


(1) NC - No internal connection

FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004

1DIR 1 48 10E 1A1 47 1A1 47 To Seven Other Channels



To Seven Other Channels

Pin numbers shown are for the DGG and DL packages.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
v		Except I/O ports ⁽²⁾	-0.5	4.6	N/
VI	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} o	r GND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

LOGIC DIAGRAM (POSITIVE LOGIC)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.
(4) The package thermal impedance is calc

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT			
V _{CC}	Supply voltage		1.65	3.6	V			
		V_{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$					
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V			
		V_{CC} = 2.7 V to 3.6 V	2					
		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7				
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8				
VI	Input voltage		0	V _{CC}	V			
Vo	Output voltage		0	V _{CC}	V			
		V _{CC} = 1.65 V		-2				
	LPate lassed as double summary	V _{CC} = 2.3 V		-6	mA			
I _{ОН}	High-level output current	V _{CC} = 2.7 V		-8				
		$V_{CC} = 3 V$		-12				
		V _{CC} = 1.65 V		2				
		V _{CC} = 2.3 V		6	mA			
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8				
		V _{CC} = 3 V						
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾ MA	X UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2	
	I _{OH} = -2 mA	1.65 V	1.2	
	I _{OH} = -4 mA	2.3 V	1.9	
V _{OH}	L _ 6 mA	2.3 V	1.7	V
	I _{OH} = -6 mA	3 V	2.4	
	I _{OH} = -8 mA	2.7 V	2	
	I _{OH} = -12 mA	3 V	2	
	I _{OL} = 100 μA	1.65 V to 3.6 V	C	.2
	I _{OL} = 2 mA	1.65 V	0.4	45
	I _{OL} = 4 mA	2.3 V	C	.4
V _{OL}		2.3 V	0.9	55 V
	$I_{OL} = 6 \text{ mA}$	3 V	0.9	55
	I _{OL} = 8 mA	2.7 V	C	.6
	I _{OL} = 12 mA	3 V	C	.8
I _I	$V_{I} = V_{CC} \text{ or } GND$	3.6 V	:	±5 μΑ
	V _I = 0.58 V	1.65.1/	25	
	V ₁ = 1.07 V	1.65 V	-25	
	V ₁ = 0.7 V	0.0.1/	45	
I _{I(hold)}	V ₁ = 1.7 V	2.3 V	-45	μΑ
	V ₁ = 0.8 V	2.1/	75	
	V ₁ = 2 V	3 V	-75	
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V	±50	00
I _{OZ} ⁽³⁾	$V_{O} = V_{CC}$ or GND	3.6 V	ŧ	I0 μA
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40 μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	7	50 μΑ
C _i Control inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	4	pF
C _{io} A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V	9	pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V_{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 1 ± 0.3	UNIT	
	(INFOT)	(001901)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	(1)	1	4.9		4.7	1	4.2	ns
t _{en}	OE	B or A	(1)	1	6.8		6.7	1	5.6	ns
t _{dis}	OE	B or A	(1)	1	6.3		5.7	1	5.5	ns

(1) This information was not available at the time of publication.

SCES064G-DECEMBER 1995-REVISED OCTOBER 2004



OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAME	ſER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C	Power dissipation Outputs er		C ₁ = 50 pF. f = 10 MHz	(1)	24	32	۶E
C _{pd}	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	4	5	р⊦

(1) This information was not available at the time of publication.


SCES064G-DECEMBER 1995-REVISED OCTOBER 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCHR16245GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHR16245	Samples
SN74ALVCHR16245LR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHR16245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCHR16245GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVCHR16245LR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

13-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCHR16245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVCHR16245LR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated