


FEATURES

- Available in the Texas Instruments
 NanoFree[™] Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Sub-1-V Operable
- Unbuffered Outputs
- Max t_{nd} of 1.9 ns at 1.8 V

- Low Power Consumption, 10 μA at 1.8 V
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This dual inverter is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC2GU04 contains two inverters with unbuffered outputs and performs the Boolean function $Y = \overline{A}$.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

For more information about AUC Little Logic devices, please refer to the TI application report, *Applications of Texas Instruments AUC Sub-1-V Little Logic Devices*, literature number SCEA027.

ORDERING INFORMATION

| T _A | PACKAGE ⁽¹⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING (2) |
|----------------|---|--------------|-----------------------|----------------------|
| -40°C to 85°C | NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free) | Reel of 3000 | SN74AUC2GU04YZPR | UD_ |
| 10 0 10 00 0 | SOT (SOT-23) - DBV | Reel of 3000 | SN74AUC2GU04DBVR | UU4_ |
| | SOT (SC-70) - DCK | Reel of 3000 | SN74AUC2GU04DCKR | UD_ |

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.


⁽²⁾ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



FUNCTION TABLE (EACH INVERTER)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT | |
|------------------|---|--------------------|------|-----------------------|------|--|
| V_{CC} | Supply voltage range | | -0.5 | 3.6 | V | |
| V_{I} | Input voltage range ⁽²⁾ | | -0.5 | 3.6 | V | |
| Vo | Output voltage range ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | |
| Io | Continuous output current | | | ±20 | mA | |
| | Continuous current through V _{CC} or GND | | | ±100 | mA | |
| | | DBV package | | 165 | | |
| θ_{JA} | Package thermal impedance (3) | DCK package | | 259 | °C/W | |
| | | YZP package | | 123 | | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

DUAL INVERTER GATE

SN74AUC2GU04

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|------------------------------------|--------------------------|------------------------|-----------------------------|------|
| V_{CC} | Supply voltage | | 0.8 | 2.7 | V |
| V_{IH} | High-level input voltage | $I_{O} = -100 \mu A$ | 0.65 × V _{CC} | | V |
| V_{IL} | Low-level input voltage | $I_{O} = -100 \mu A$ | | $0.35 \times V_{\text{CC}}$ | ٧ |
| V_{I} | Input voltage | | 0 | 3.6 | V |
| V_{O} | Output voltage | | 0 | V_{CC} | V |
| | | $V_{CC} = 0.8 \text{ V}$ | | -0.7 | |
| I _{OH} | | V _{CC} = 1.1 V | | -3 | |
| | High-level output current | V _{CC} = 1.4 V | | -5 | mA |
| | | V _{CC} = 1.65 V | | 8 | |
| | | $V_{CC} = 2.3 \text{ V}$ | | -9 | |
| | | $V_{CC} = 0.8 \text{ V}$ | | 0.7 | |
| | | V _{CC} = 1.1 V | | 3 | |
| I_{OL} | Low-level output current | V _{CC} = 1.4 V | | 5 | mA |
| | | V _{CC} = 1.65 V | | 8 | |
| · | | $V_{CC} = 2.3 \text{ V}$ | | 9 | |
| Δt/Δν | Input transition rise or fall rate | | | 20 | ns/V |
| T_A | Operating free-air temperature | <u> </u> | -40 | 85 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST COM | IDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|-------------------------|---|-----------------------|-----------------|-----------------------|--------------------|------|------|--|
| | I _{OH} = -100 μA | | 0.8 V to 2.7 V | V _{CC} - 0.1 | | | | |
| | $I_{OH} = -0.7 \text{ mA}$ | | 0.8 V | | 0.55 | | | |
| M | $I_{OH} = -3 \text{ mA}$ | V CND | 1.1 V | 0.8 | | | V | |
| V _{OH} | $I_{OH} = -5 \text{ mA}$ | V _{IL} = GND | 1.4 V | 1 | | | V | |
| | $I_{OH} = -8 \text{ mA}$ | | 1.65 V | 1.2 | | | | |
| | $I_{OH} = -9 \text{ mA}$ | | 2.3 V | 1.8 | | | | |
| | I _{OL} = 100 μA | | 0.8 V to 2.7 V | | | 0.2 | | |
| | $I_{OL} = 0.7 \text{ mA}$ | | 0.8 V | | 0.25 | | | |
| M | I _{OL} = 3 mA | V V | 1.1 V | | | 0.3 | V | |
| V _{OL} | I _{OL} = 5 mA | $V_{IH} = V_{CC}$ | 1.4 V | | | 0.4 | V | |
| | I _{OL} = 8 mA | | 1.65 V | | | 0.45 | | |
| | I _{OL} = 9 mA | | 2.3 V | | | 0.6 | | |
| I _I A inputs | V _I = V _{CC} or GND | | 0 to 2.7 V | | | ±5 | μΑ | |
| Icc | $V_I = V_{CC}$ or GND, | I _O = 0 | 0.8 V to 2.7 V | | | 10 | μΑ | |
| C _I | $V_I = V_{CC}$ or GND | | 2.5 V | | 2.5 | | pF | |

⁽¹⁾ All typical values are at $T_A = 25$ °C.

SN74AUC2GU04 DUAL INVERTER GATE

SCES438C-APRIL 2003-REVISED JANUARY 2007



Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 0.8 V | 0.8 V $V_{CC} = 1.2 V \pm 0.1 V$ | | V _{CC} = 1.5 V ± 0.1 V | | V _{CC} = 1.8 V ± 0.15 V | | | V _{CC} = 2.5 V ± 0.2 V | | UNIT |
|-----------------|-----------------|----------------|-------------------------|----------------------------------|-----|------------------------------------|-----|-------------------------------------|-----|-----|------------------------------------|-----|------|
| | (INPUT) | (OUTPUT) | TYP | MIN | MAX | MIN | MAX | MIN | TYP | MAX | MIN | MAX | |
| t _{pd} | Α | Y | 6.2 | 0.7 | 3.1 | 0.7 | 2.2 | 0.6 | 1.1 | 1.9 | 0.5 | 1.4 | ns |

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | | _C = 1.8 \ : 0.15 V | / | V _{CC} = 2.5 V ± 0.2 V | | UNIT |
|-----------------|-----------------|----------------|-----|----------------------------------|-----|------------------------------------|-----|------|
| | (INFOT) | (001701) | MIN | TYP | MAX | MIN | MAX | |
| t _{pd} | A | Y | 0.7 | 1.6 | 2.7 | 0.5 | 2 | ns |


Operating Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER TEST CONDITIONS | | V _{CC} = 0.8 V TYP | V _{CC} = 1.2 V TYP | V _{CC} = 1.5 V TYP | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | UNIT | |
|---------------------------|---|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|------|----|
| C _{pd} Power dis | • | f = 10 MHz | 4.5 | 4.5 | 4.5 | 4.5 | 5.5 | pF |




PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|------------------------------------|---------------------|
| t _{PLH} /t _{PHL} | Open |
| t_{PLZ}/t_{PZL} | 2 × V _{cc} |
| t _{PHZ} /t _{PZH} | GND |

| V _{cc} | C _∟ | R _∟ | V _Δ |
|-------------------|----------------|----------------|----------------|
| 0.8 V | 15 pF | 2 k Ω | 0.1 V |
| 1.2 V ± 0.1 V | 15 pF | 2 k Ω | 0.1 V |
| 1.5 V ± 0.1 V | 15 pF | 2 k Ω | 0.1 V |
| 1.8 V ± 0.15 V | 15 pF | 2 k Ω | 0.15 V |
| $2.5~V~\pm~0.2~V$ | 15 pF | 2 k Ω | 0.15 V |
| 1.8 V ± 0.15 V | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V ± 0.2 V | 30 pF | 500 Ω | 0.15 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\text{\tiny PLZ}}$ and $t_{\text{\tiny PHZ}}$ are the same as $t_{\text{\tiny dis}}$.
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. $t_{Pl\,H}$ and t_{PHl} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| 74AUC2GU04DBVRG4 | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | UU4R | Samples |
| SN74AUC2GU04DBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | UU4R | Samples |
| SN74AUC2GU04DCKR | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | UDR | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-May-2019

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AUC2GU04DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AUC2GU04DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 8.4 | 2.41 | 2.41 | 1.2 | 4.0 | 8.0 | Q3 |

www.ti.com 18-May-2019



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AUC2GU04DBVR | SOT-23 | DBV | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74AUC2GU04DCKR | SC70 | DCK | 6 | 3000 | 202.0 | 201.0 | 28.0 |



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated