

### FEATURES

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- DOC<sup>™</sup> (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed** Degradation
- Less Than 2-ns Maximum Propagation Delay . at 2.5-V and 3.3-V  $V_{CC}$
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of  $\pm$ 24 mA at 2.5-V V<sub>CC</sub>

- **Overvoltage-Tolerant Inputs/Outputs Allow** Mixed-Voltage-Mode Data Communications
- Ioff Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 250 mA Per **JESD 78**
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Verv Small-Outline (DGV) Packages

## DESCRIPTION

A Dynamic Output Control (DOC<sup>™</sup>) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM)</sup>) Circuitry Technology and Applications, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 16-bit (dual octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC, DOC are trademarks of Texas Instruments.

### TEXAS INSTRUMENTS www.ti.com

## **DESCRIPTION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


The SN74AVC16245 is characterized for operation from -40°C to 85°C.

### **TERMINAL ASSIGNMENTS**


DGG OR DGV PACKAGE (TOP VIEW)									
		48       1 OE         48       1 OE         47       1 A1         46       1 A2         45       GND         44       1 A3         43       1 A4         42       Vcc         41       1 A5         40       1 A6         39       GND         38       1 A7         37       1 A8         36       2 A1         35       2 A2         34       GND         33       2 A3         32       2 A4         31       Vcc         30       2 A5         29       2 A6         28       GND							
2B7 [	22	27 2A7							
2B8 [	23	26 2A8							
288 [	23	26 2A8							
2DIR [	24	25 2 <del>0E</del>							

#### FUNCTION TABLE (EACH 8-BIT TRANSCEIVER)

INP	UTS	OPERATION
OE	DIR	OFERATION
LL		B data to A bus
LH		A data to B bus
н	Х	Isolation



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



LOGIC DIAGRAM (POSITIVE LOGIC)

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup>			
Vo	Voltage range applied to any input/outp when the output is in the high-impedan		-0.5	4.6	V
Vo	Voltage range applied to any input/outp	but when the output is in the high or low state $^{(2)(3)}$	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ of	or GND		±100	mA
0	Deckare thermal impedance (4)	DGG package		70	0CAA/
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		58	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

TEXAS INSTRUMENTS

www.ti.com

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2)

The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

(3) (4) The package thermal impedance is calculated in accordance with JESD 51.

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.4	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.2		v
		$V_{CC} = 1.2 V$	V <sub>CC</sub>		
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	$0.65 \times V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V$ to 3.6 V	2		
		$V_{CC} = 1.2 V$		GND	
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V$ to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
V	Output voltage	Active state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	3.6	v
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2	
	Static high-level output current <sup>(2)</sup>	$V_{CC}$ = 1.65 V to 1.95 V		-4	mA
I <sub>OHS</sub>		$V_{CC}$ = 2.3 V to 2.7 V		-8	ША
		$V_{CC} = 3 V$ to 3.6 V		-12	
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		2	
	Static low level output ourrent <sup>(2)</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	~ ^
I <sub>OLS</sub>	Static low-level output current <sup>(2)</sup>	$V_{CC}$ = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12	
$\Delta t / \Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

## SN74AVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES142L-JULY 1998-REVISED MAY 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
	I <sub>OHS</sub> = −100 μA		1.4 V to 3.6 V	V <sub>CC</sub> – 0.2		
	$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05		
V <sub>OH</sub>	$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2		V
	$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75		
	$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3		
	I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V		0.2	
	I <sub>OLS</sub> = 2 mA,	V <sub>IL</sub> = 0.49 V	1.4 V		0.4	
V <sub>OL</sub>	$I_{OLS} = 4 \text{ mA},$	V <sub>IL</sub> = 0.57 V	1.65 V		0.45	V
	I <sub>OLS</sub> = 8 mA,	V <sub>IL</sub> = 0.7 V	2.3 V		0.55	
	I <sub>OLS</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V		0.7	
II Control inputs	$V_I = V_{CC}$ or GND		3.6 V		±2.5	μΑ
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0		±10	μA
I <sub>OZ</sub> <sup>(2)</sup>	$V_{O} = V_{CC}$ or GND,	$V_{I} (\overline{OE}) = V_{CC}$	3.6 V		±12.5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V		40	μΑ
C Constant in purto			2.5 V		3	- 5
C <sub>i</sub> Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		3	pF
			2.5 V		9	
C <sub>io</sub> A or B ports	$V_0 = V_{CC}$ or GND		3.3 V		9	pF

Ű.

**TEXAS** INSTRUMENTS

www.ti.com

(1) (2) Typical values are measured at  $T_A = 25^{\circ}$ C. For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)


PARAMETER	FROM	TO	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		UNIT
	(INFOT)	(INPUT) (OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	3.9	0.8	4	0.7	3	0.6	1.9	0.5	1.7	ns
t <sub>en</sub>	OE	A or B	8.4	1.5	9.2	1.4	7	1	4.3	0.7	3.7	ns
t <sub>dis</sub>	OE	A or B	8.4	2.3	9.3	2.2	7	1.1	4	1.2	3.9	ns

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation	Outputs enabled	C = 0 f = 10 MHz	35	38	44	۶E	
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	6	6	7	pF	





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_f \le 2$  ns,  $t_f \le 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 2. Load Circuit and Voltage Waveforms

# SN74AVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES142L-JULY 1998-REVISED MAY 2005

From Output

Timing

Input

Data

Input

Input


Output

t<sub>PLH</sub>

Under Test

 $C_L = 30 \, pF$ 

(see Note A)



Output


Waveform 2

(see Note B)

S1 at GND

V<sub>OL</sub> **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** 

V<sub>CC</sub>/2



Vcc/2

V<sub>OH</sub> – 0.15 V

0 V

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

VOH

V<sub>CC</sub>/2

- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 3. Load Circuit and Voltage Waveforms




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 2$  ns,  $t_f \le 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - Figure 4. Load Circuit and Voltage Waveforms

## SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

TEXAS INSTRUMENTS www.ti.com

SCES142L-JULY 1998-REVISED MAY 2005



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 5. Load Circuit and Voltage Waveforms



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC16245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16245	Samples
SN74AVC16245DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	U U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16245DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated