- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- Packaged in Thin Shrink Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H – DECEMBER 1998 – REVISED JUNE 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16722 is characterized for operation from -40°C to 85°C.

terminal assignments


D		PAC P VI			E
OE [1	U	64	h	CLK
Q1 [2		63	К	D1
Q2[3		62	К	D2
GND [4		61	Б	GND
Q3 [5		60		D3
Q4 [6		59	_	D4
Vcc	7		58	Б	V _{CC}
Q5 [8		57	Б	D5
Q6 [9		56	þ	D6
Q7 [10		55	þ	D7
GND [11		54	þ	GND
Q8 [12		53	þ	D8
Q9 [13		52	þ	D9
Q10 [14		51	þ	D10
Q11 [15		50	þ	D11
Q12 [16		49	þ	D12
Q13 [17		48	þ	D13
GND [18		47	þ	GND
Q14 [19		46	þ	D14
Q15 [20		45	ρ	D15
Q16 [21		44	ρ	D16
Vcc	22		43	ρ	V _{CC}
Q17 [23		42	μ	D17
Q18	24		41	μ	D18
GND [25		40	D	GND
Q19	26		39	P	D19
Q20 [27		38	P	D20
Vcc	28		37	P	V _{CC}
Q21	29		36	P	D21
Q22	30		35	P	D22
GND [31		34	Į	GND
NC	32		33	μ	CLKEN

NC - No internal connection



	FUNCTION TABLE (each flip-flop)												
	INPU	OUTPUT											
OE	CLKEN	Q											
L	Н	Х	Х	Q ₀									
L	L	\uparrow	Н	н									
L	L	\uparrow	L	L									
L	L	L or H	Х	Q ₀									
н	Х	Х	Х	Q ₀ Z									

logic diagram (positive logic)



To 21 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3)	
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES166H - DECEMBER 1998 - REVISED JUNE 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Supply welfage	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		v
		V _{CC} = 1.2 V	V _{CC}		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Va	Output veltogo	Active state	0	VCC	V
VO	Output voltage	3-state	0	3.6	v
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
	Chatic high layed autout auroant	V _{CC} = 1.65 V to 1.95 V		-4	4
IOHS	Static high-level output current [†]	V_{CC} = 2.3 V to 2.7 V		-8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Static low level output ourrest [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	
IOLS	Static low-level output current [†]	V_{CC} = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/\
TA	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H - DECEMBER 1998 - REVISED JUNE 2000

	PARAMETER	TEST CONDI	TIONS	Vcc	MIN	TYP†	MAX	UNIT
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2			
		$I_{OHS} = -2 \text{ mA}, \qquad V_I$	H = 0.91 V	1.4 V	1.05			
VOH		$I_{OHS} = -4 \text{ mA}, V_I$	H = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA}, V_I$	H = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA}, \text{VI}$	H = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2	
		I _{OLS} = 2 mA, V _I	L = 0.49 V	1.4 V			0.4	
VOL		$I_{OLS} = 4 \text{ mA}, V_I$	L = 0.57 V	1.65 V			0.45	V
		$I_{OLS} = 8 \text{ mA}, V_{I}$	L = 0.7 V	2.3 V			0.55	
		$I_{OLS} = 12 \text{ mA}, \text{V}_{I}$	L = 0.8 V	3 V			0.7	
Ц		$V_{I} = V_{CC}$ or GND		3.6 V			±2.5	μΑ
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ
IOZ		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA
ICC		$V_I = V_{CC} \text{ or GND}, I_O$	= 0	3.6 V			40	μA
	Control innuto			2.5 V		4		
0	Control inputs			3.3 V		4		~ F
Ci	Data inputa	$V_{I} = V_{CC}$ or GND		2.5 V		2		pF
	Data inputs			3.3 V		2		
<u> </u>	Outpute			2.5 V		6.5		~ [
Co	Outputs	$V_{O} = V_{CC} \text{ or GND}$		3.3 V		6		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	frequency						80		140		175	MHz
tw	Pulse durati	lse duration, CLK high or low					6.2		3.5		2.8		ns
	Setup time	Data before CLK↑	12.8		8.3		5.7		3.5		2.5		50
t _{su}	Setup time	CLKEN before CLK↑	3.5		2		1.6		1.4		1.4		ns
+.	Hold time	Data after CLK↑	0		0		0		0		0		
t _h		CLKEN after CLK1	2.1		1.6		1.3		1.2		1.2		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	۷ _{CC} = ± 0.1		V _{CC} = ± 0.1		×CC = ± 0.2		V _{CC} = ± 0.3		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax							80		140		175	MHz
^t pd	CLK	Q	7.7	1.5	6.3	1.5	5.4	1	3.3	0.7	2.6	ns
t _{en}	OE	Q	11.2	2.5	10.6	2.4	9.5	1.8	6	1.4	4.3	ns
^t dis	OE	Q	6.8	1.9	7.2	1.9	7	1.2	3.6	1.2	3.4	ns



SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H - DECEMBER 1998 - REVISED JUNE 2000

operating characteristics, T_A = 25°C


	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	V _{CC} = 3.3 V	UNIT	
	FARAIVIETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C ₁ = 0. f = 10 MHz	88	98	110	ъĒ	
Сp	d capacitance	Outputs disabled	$C_{L} = 0$, $f = 10 \text{ MHz}$	60	64	79	pF	




NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms




SN74AVC16722 22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS SCES166H – DECEMBER 1998 – REVISED JUNE 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpZL and tpZH are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74AVC16722DGGRE4	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722	Samples
SN74AVC16722DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal		

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16722DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16722DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated