- Member of the Texas Instruments Widebus™ Familv
- DOC[™] (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation**
- **Dynamic Drive Capability Is Equivalent to** Standard Outputs With IOH and IOL of ±24 mA at 2.5-V V_{CC}

- **Overvoltage-Tolerant Inputs/Outputs Allow** Mixed-Voltage-Mode Data Communications
- Ioff Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

description

A Dynamic Output Control (DOC™) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OI} vs I_{OI} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to TI application reports AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 18-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SN74AVC16835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES168J – DECEMBER 1998 – REVISED FEBRUARY 2002

terminal assignments

		V PAC VIEW)	CKAGE
		\mathcal{F}	L
NC	1	56	GND
NC	2	55	NC
Y1 [3	54] A1
GND [4	53] GND
Y2 [5	52	A2
Y3 [6	51] A3
Vcc	7	50]v _{cc}
Y4 [8	49] A4
Y5 [9	48	A5
Y6 [10	47	A6
GND [11	46] GND
Y7 [12	45] A7
Y8 [13	44] A8
Y9 [14	43] A9
Y10 [15	42]A10
Y11 [16	41	A11
Y12 [17	40	A12
GND [18	39] GND
Y13 🛛	19	38] A13
Y14 🛛	20	37]A14
Y15 [21	36	A15
V _{CC} [22	35]v _{cc}
Y16	23	34] A16
Y17 [24	33] A17
GND [25	32] GND
Y18 [26	31	A18
OE [27	30	CLK
LE [28	29] GND

NC - No internal connection

ORDERING INFORMATION

TA	PACKAG	iet	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AVC16835DGGR	AVC16835
-40 C 10 85 C	TVSOP – DGV	Tape and reel	SN74AVC16835DGVR	CVA835

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




FUNCTION TABLE (each universal bus driver) INPUTS OUT

	INPUTS											
OE	LE	CLK	Α	Y								
Н	Х	Х	Х	Z								
L	Н	Х	L	L								
L	н	Х	Н	Н								
L	L	\uparrow	L	L								
L	L	\uparrow	Н	Н								
L	L	L or H	Х	Y0 [†]								

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

logic diagram (positive logic)



To 17 Other Channels



SCES168J – DECEMBER 1998 – REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES168J - DECEMBER 1998 - REVISED FEBRUARY 2002

recommended operating conditions (see Note 4)

			MIN	MAX	UNI
\/	Supply veltage	Operating	1.4	3.6	v
Vcc	Supply voltage	Data retention only	1.2		v
		V _{CC} = 1.2 V	VCC		
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V _{CC} = 1.2 V		GND	
		$V_{CC} = 1.4 V \text{ to } 1.6 V$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		V _{CC} = 3 V to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
Va	Output voltage	Active state	0	VCC	v
VO	Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Static high-level output current [†]	V _{CC} = 1.65 V to 1.95 V		-4	~ ^
IOHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
		V _{CC} = 1.65 V to 1.95 V		4	mA
IOLS	Static low-level output current [†]	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	
		$V_{CC} = 3 \vee to 3.6 \vee$		12	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/\
TA	Operating free-air temperature		-40	85	°C

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to TI application reports *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVC16835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES168J – DECEMBER 1998 – REVISED FEBRUARY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	Vcc	MIN TYP [†]	MAX	UNIT
		I _{OHS} = -100 μA,		1.4 V to 3.6 V	V _{CC} -0.2		
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05		
٧он		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$		1.65 V	1.2		V
		$I_{OHS} = -8 \text{ mA},$	VIH = 1.7 V	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA},$	VIH = 2 V	3 V	2.3		
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V		0.4	
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45	V
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V		0.55	
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V		0.7	
Ц		V _I = V _{CC} or GND		3.6 V		±2.5	μA
loff		V _I or V _O = 3.6 V		0		±10	μA
loz		V _O = V _{CC} or GND,	OE = V _{CC}	3.6 V		±10	μA
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA
				2.5 V	4		
	CLK input	$V_I = V_{CC}$ or GND		3.3 V	4		
0	Control in gute			2.5 V	4		- 5
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V	4		pF
	Data innuta			2.5 V	2.5		
	Data inputs	$V_I = V_{CC}$ or GND		3.3 V	2.5		
0	Outputs			2.5 V	6.5		
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V	6.5		pF

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

				V _{CC} =	1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freq	uency							150		150		150	MHz
	Pulse	LE high						3.3		3.3		3.3		ns
tw	duration	CLK high or low						3.3		3.3		3.3		115
	_	Data before CLK↑		1		0.9		0.7		0.7		0.7		
t _{su}	Setup time	Data	CLK high	1.7		1.6		1.2		0.8		0.8		ns
		before LE \downarrow	CLK low	2		0.9		0.7		0.5		0.5		
		Data after CL	_K↑	1.5		1.3		1		0.9		1.3		
t _h	Hold time	Data	CLK high	3.2		2.4		2		1.7		1.6		ns
	time	after LE↓	CLK low	2.8		2.1		1.7		1.5		1.4		



SCES168J - DECEMBER 1998 - REVISED FEBRUARY 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = ± 0.	1.5 V 1 V	V _{CC} = ± 0.1		V _{CC} = ± 0.2		= ۷ _{CC} ± 0.3		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}						150		150		150		MHz
	А		4.5	1.2	6.2	1.3	5.5	1	3.1	0.9	2.5	
^t pd	LE	Y	6.2	1.6	9.4	1.3	7.2	1.1	4.7	0.9	3.8	ns
	CLK		5.2	1.6	7.8	1.5	6	1	3.7	0.8	3.1	
t _{en}	OE	Y	7.1	2.4	10.2	2.2	8.8	1.5	6.7	1.2	6.2	ns
^t dis	OE	Y	6.9	2.2	10.3	2	8.4	1.2	5.3	1.1	5.3	ns

switching characteristics, $T_A = 0^{\circ}C$ to 85°C, $C_L = 0 \text{ pF}^{\dagger}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	3.3 V 5 V	UNIT
		(6611 61)	MIN	MAX	
+ .	A	×	0.6	1.3	
^t pd	CLK	T	0.7	1.5	ns


[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	PARAMETER			TYP	TYP	ТҮР	UNIT
<u> </u>	Power dissipation	Outputs enabled		45	48	52	рF
Cpd	capacitance	Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	23	25	28	ρг



SCES168J - DECEMBER 1998 - REVISED FEBRUARY 2002




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - $\ensuremath{\mathsf{D}}\xspace.$ The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



SCES168J - DECEMBER 1998 - REVISED FEBRUARY 2002



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PI7} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES168J – DECEMBER 1998 – REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION V_{CC} = 3.3 V \pm 0.3 V .0 2×V_{CC} TEST **S**1 **S**1 O Open **500** Ω From Output Open tpd $\langle \Lambda \Lambda \rangle$ **Under Test** \bigcirc GND $2 \times V_{CC}$ tPLZ/tPZL GND ^tPHZ^{/t}PZH CL = 30 pF **500** Ω (see Note A) LOAD CIRCUIT tw Vcc V_{CC}/2 V_{CC}/2 Input Vcc Timing V_{CC}/2 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th Vcc Data Output V_{CC}/2 V_{CC}/2 Vcc Input Control 0 V V_{CC}/2 V_{CC}/2 (low-level **VOLTAGE WAVEFORMS** enabling) 0 V SETUP AND HOLD TIMES **t**PZL - tPLZ Output Vcc Vcc Waveform 1 V_{CC}/2 Input V_{CC}/2 V_{CC}/2 S1 at $2 \times V_{CC}$ V_{OL} + 0.3 V (see Note B) VOL 0 V ^tPZH ^tPHZ ^tPLH ^tPHL Output Vон ۷он VOH - 0.3 V Waveform 2 V_{CC}/2 Output V_{CC}/2 V_{CC}/2 S1 at GND 0 V (see Note B) Voi **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC16835DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16835DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16835DGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated