SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

	OODOZOT GETTEMBER 1307 REVICED NOVI
 BiCMOS Process With TTL Inputs and Outputs 	DW OR NT PACKAGE (TOP VIEW)
 State-of-the-Art BiCMOS Design Significantly Reduces Standby Current 	$ \begin{array}{c c} \hline OEA \begin{bmatrix} 1 \\ 2 \\ 2 \end{bmatrix} V_{CC} \\ \hline A1 \begin{bmatrix} 2 \\ 2 \end{bmatrix} B1 $
 Flow-Through Pinout (All Inputs on Opposite Side From Outputs) 	A2 [] 3 22 [] B2 A3 [] 4 21 [] B3
• Functionally Equivalent to AMD Am29854	A4 🚺 5 20 🛛 B4
 High-Speed Bus Transceiver With Parity Generator/Checker 	A5 [] 6 19]] B5 A6 [] 7 18]] B6
 Parity-Error Flag With Open-Collector Output 	A7 8 17 B7 A8 9 16 B8 ERR 10 15 PARITY
 Latch for Storage of the Parity-Error Flag 	
 Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT) 	$GND \begin{bmatrix} 12 & 13 \end{bmatrix} LE$

description

The SN74BCT29854 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error (ERR) flag. ERR can be either passed, sampled, stored, or cleared from the latch using the latch-enable (\overline{LE}) and clear (\overline{CLR}) control inputs. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29854 provides inverting logic.

The SN74BCT29854 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE												
		I	INPUTS	;			OUTP	UT AND I/O					
OEB	OEA	CLR	LE	Ai ∑ of H's	Bi† ∑ of L's	А	В	PARITY	ERR‡	FUNCTION			
L	Н	Х	Х	Odd Even	NA	NA	Ā	H L	NA	\overline{A} data to B bus and generate parity			
н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity			
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store error flag			
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register			
н	Н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H L H	Isolation§			
L	L	Х	Х	Odd Even	NA	NA	Ā	L H	NA	A data to B bus and generate inverted parity			

NA = not applicable, NC = no change, X = don't care

[†]Summation of low-level inputs includes PARITY along with Bi inputs.

[‡] Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output, when enabled, shows noninverted parity of the A bus.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated


SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

logic diagram (positive logic)





SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993



error-flag waveforms

[†] ERR_{n-1} represents the state of the ERR output before any changes at CLR, LE, or point P.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	7 V
Voltage applied to a disabled I/O port	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage ERR			2.4	V
IOH	High-level output current			-24	mA
IOL	Low-level output current			48	mA
Т _А	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	l _l = –18 mA			-1.2	V
VOH			I _{OH} = -15 mA	2.4			
	All inputs/outputs except ERR	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			V
IOH	ERR	$V_{CC} = 4.5 V,$	V _{OH} = 2.4 V			20	μΑ
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
Ιį		V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
IIH‡		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ
. +	Data		N 0.4 M			-0.2	
V _{OH} I _{OH}	Control	V _{CC} = 5.5 V,	$V_{I} = 0.4 V$			-0.75	mA
los§		V _{CC} = 5.5 V,	$V_{O} = 0$	-75		-250	mA
		V _{CC} = 5.5 V,	Outputs open		55	80	mA
ICCZ		V _{CC} = 5.5 V,	Outputs open		30	45	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡] These parameters include off-state output current for I/O ports only.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	Delas develos	LE low	10				
tw	Pulse duration	CLR low	10		ns		
t _{su}	Setup time before $\overline{LE}\downarrow$	Bi and PARITY	18		ns		
th	Hold time after $\overline{LE}\downarrow$	Bi and PARITY	8		ns		



SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 1)

PARAMETER	FROM	TO		C = 5 V, = 25°C		MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
^t PLH	A en D	Dert	1	5	7	1	8	
^t PHL	A or B	B or A	1	5	7	1	8	ns
^t PLH	•		1.5	10	13	1.5	15	
^t PHL	A	PARITY	1.5	10	13	1.5	15	ns
^t PZH	OEA or OEB	055		12	15	2	17	
^t PZL	OEA OF OEB	A or B	2	13	16	2	19	ns
^t PHZ	OEA or OEB			8	11	2	15	
^t PLZ	OEA OF OEB	A or B	2	10	14	2	17	ns
^t PLH	CLR	ERR	1.5	11	13	1.5	15	
^t PHL	LE	ERR	1.5	5	7	1.5	9	ns
^t PLH	OEA	DADITY	1.5	10	13	1.5	15	
^t PHL	UEA	PARITY	1.5	10	13	1.5	16	ns
^t PLH	Bi/PARITY	ERR	1.5	15	18	1.5	20	
^t PHL	DI/FARITT	EKK	1.5	10	13	1.5	15	ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74BCT29854DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT29854	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74BCT29854DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated