SN74CBT16214C 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)					
 Undershoot Protection for Off-Isolation on A and B Ports Up To –2 V 	S0 1 1A 2	56 S1 55 S2				
 Bidirectional Data Flow, With Near-Zero Propagation Delay 	1B3 [] 3 2A [] 4	54] 1B1 53] 1B2				
 Low ON-State Resistance (r_{on}) Characteristics (r_{on} = 3 Ω Typical) 	2B3 [5 3A [6	52 2B1 51 2B2				
 Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 5.5 pF Typical) 	3B3 [] 7 GND [] 8 4A [] 9	50 3B1 49 GND 48 3B2				
Data and Control Inputs Provide Undershoot Clamp Diodes	4B3 [10 5A [11	47 4B1 46 4B2				
 Low Power Consumption (I_{CC} = 3 μA Max) 	5B3	45 5B1 44 5B2 43 6B1				
 V_{CC} Operating Range From 4 V to 5.5 V Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V) 	7A [15 7B3 [16 V _{CC} [17	42 6B2 41 7B1 40 7B2				
 Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs 	8A [] 18 GND [] 19	39 8B1 38 GND				
 I_{off} Supports Partial-Power-Down Mode Operation 	8B3 [20 9A [21	37 8B2 36 9B1				
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	9B3	35] 9B2 34] 10B1				
 ESD Performance Tested Per JESD 22 2000-V Human-Body Model (A114-B, Class II) 	11A [25 11B3 [26	33 10B2 32 11B1 31 11B2				
 1000-V Charged-Device Model (C101) Supports Both Digital and Analog 	12A 🛮 27 12B3 🗓 28	30 12B1 29 12B2				

description/ordering information

Low-Distortion Signal Gating

Applications: PCI Interface, Bus Isolation,

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	0000 01	Tube	SN74CBT16214CDL	ODT400440		
4000 / 0500	SSOP – DL	Tape and reel	SN74CBT16214CDLR	CBT16214C		
–40°C to 85°C	TSSOP - DGG	Tube	SN74CBT16214CDGG	CBT16214C		
	1330F - DGG	Tape and reel	SN74CBT16214CDGGR	CB110214C		

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SN74CBT16214C 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

description/ordering information (continued)

The SN74CBT16214C is a high-speed TTL-compatible FET multiplexer/demultiplexer with low ON-state resistance (r_{on}), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16214C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT16214C is a 12-bit 1-of-3 multiplexer/demultiplexer. The select (S0, S1, S2) inputs control the data path of each multiplexer/demultiplexer. When the multiplexer/demultiplexer is enabled, the A port is connected to the B port, allowing bidirectional data flow between ports. When the multiplexer/demultiplexer is disabled, a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down, each select input should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

FUNCTION TABLE


	INPUTS		INPUT/OUTPUT	FUNCTION
S2	S1	S0	Α	FUNCTION
L	L	L	Z	Disconnect
L	L	Н	B1	A port = B1 port
L	Н	L	B2	A port = B2 port
L	Н	Н	Z	Disconnect
Н	L	L	Z	Disconnect
Н	L	Н	В3	A port = B3 port
Н	Н	L	B1	A port = B1 port
Н	Н	Н	B2	A port = B2 port



logic diagram (positive logic)



simplified schematic, each FET switch (SW)



[†]EN is the internal enable signal applied to the switch.



SN74CBT16214C 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	_0.5 \/ to 7 \/
Control input voltage range, V _{IN} (see Notes 1 and 2)	\dots -0.5 V to 7 V
Switch I/O voltage range, V _{I/O} (see Notes 1, 2, and 3)	$-0.5\;V$ to 7 V
Control input clamp current, I _{IK} (V _{IN} < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ($V_{I/O}$ < 0)	–50 mA
ON-state switch current, I _{I/O} (see Note 4)	$\dots \dots \pm 128 \ mA$
Continuous current through V _{CC} or GND terminals	$\dots \dots \pm 100 \ mA$
Package thermal impedance, θ _{JA} (see Note 5): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, Teta	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. V_I and V_O are used to denote specific conditions for $V_{I/O}$.
 - 4. I_I and I_O are used to denote specific conditions for I_{I/O}.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2	5.5	V
V _{IL}	Low-level control input voltage	0	0.8	V
V _{I/O}	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBT16214C 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIO	ONS	MIN	TYP [†]	MAX	UNIT
VIK	Control inputs	V _{CC} = 4.5 V,	$I_{IN} = -18 \text{ mA}$				-1.8	V
VIKU	Data inputs	V _{CC} = 5 V,	0 mA > $I_I \ge -50$ mA, $V_{IN} = V_{CC}$ or GND, Switch OFF				-2	V
I _{IN}	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = V_{CC}$ or GND				±1	μΑ
loz‡		V _{CC} = 5.5 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V _{IN} = V _{CC} or GND			±10	μΑ
l _{off}		$V_{CC} = 0$,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V _I = 0			10	μΑ
ICC		V _{CC} = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$	Switch ON or OFF			3	μΑ
∆lcc§	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
C _{in}	Control inputs	V _{IN} = 3 V or 0				3.5		pF
	A port	V 2.V 2.70	Cuitab OFF	V V m CND		10		pF
C _{io(OFF)}	B port	$V_{I/O} = 3 \text{ V or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND		5.5		pF
C _{io(ON)}		$V_{I/O} = 3 \text{ V or } 0,$	Switch ON,	V _{IN} = V _{CC} or GND		18		pF
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _O = -15 mA		8	12	
$r_{on}\P$			V. 0	I _O = 64 mA		3	6	Ω
		V _{CC} = 4.5 V	V _I = 0	I _O = 30 mA		3	6	
			V _I = 2.4 V,	$I_{O} = -15 \text{ mA}$		5	10	

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V _{CC} =	4 V	± 0.5	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
tpd#	A or B	B or A		0.24		0.15	ns
tpd(s)	S	A		6.7	1.5	6.3	ns
^t en	S	В		7.2	1.5	6.6	ns
^t dis	S	В		7.5	1.5	7.3	ns

[#]The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at the specified voltage level, rather than VCC or GND.


[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

undershoot characteristics (see Figures 1 and 2)

PARAMETER		TEST CONDIT	TIONS	MIN	TYP†	MAX	UNIT
Voutu	$V_{CC} = 5.5 \text{ V},$	Switch OFF,	$V_{IN} = V_{CC}$ or GND	2	V _{OH} -0.3		V

[†] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}C$.










Figure 2. Transient Input Voltage (V_I) and Output Voltage (V_{OUTU}) Waveforms (Switch OFF)

SCDS121B - JUNE 2003 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	$v_{\!\scriptscriptstyle\Delta}$
^t pd(s)	$\begin{array}{c} \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{4 V} \end{array}$	Open Open	500 Ω 500 Ω	V _{CC} or GND V _{CC} or GND	50 pF 50 pF	
tPLZ/tPZL	5 V ± 0.5 V 4 V	7 V 7 V	500 Ω 500 Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
tPHZ/tPZH	5 V ± 0.5 V 4 V	Open Open	500 Ω 500 Ω	V _{CC}	50 pF 50 pF	0.3 V 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74CBT16214CDGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214C	Samples
SN74CBT16214CDL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214C	Samples
SN74CBT16214CDLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16214C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16214CDGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74CBT16214CDLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16214CDGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74CBT16214CDLR	SSOP	DL	56	1000	367.0	367.0	55.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBT16214CDL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated