

FE	EATURES	DGG OR DG	
•	Member of the Texas Instruments Widebus™	(TOP	
	Family	J. h	
٠	TI-OPC™ Circuitry Limits Ringing on	1DIR 1	48 1 <u>0</u> E
	Unevenly Loaded Backplanes	1A1 2	47 1B1
٠	OEC™ Circuitry Improves Signal Integrity and		46 1B2
	Reduces Electromagnetic Interference	GND 4	
٠	Bidirectional Interface Between GTLP Signal	1A3 🛛 5 1A4 🗍 6	44 1B3 43 1B4
	Levels and LVTTL Logic Levels		43 1 164 42 BIAS V _{CC}
•	LVTTL Interfaces Are 5-V Tolerant	V _{CC} [] 7 1A5 [] 8	42 BIAS V _{CC} 41 1B5
•	Medium-Drive GTLP Outputs (50 mA)	1A6 9	40 1B6
•	LVTTL Outputs (–24 mA/24 mA)	GND 10	39 GND
•	GTLP Rise and Fall Times Designed for	1A7 🕻 11	38] 1B7
	Optimal Data-Transfer Rate and Signal	1A8 🕻 12	37 🛛 1B8
	Integrity in Distributed Loads	2A1 🛛 13	36 0 2B1
•	I _{off} , Power-Up 3-State, and BIAS V _{CC} Support	2A2 🛛 14	35 2B2
	Live Insertion	GND 5	34 GND
•	Bus Hold on A-Port Data Inputs	2A3 16	33 2B3
•	Distributed V _{CC} and GND Pins Minimize	2A4 17	32 2B4
•	High-Speed Switching Noise	V _{CC} 18	31 V _{REF}
-		2A5 19	30 2B5
•	Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II	2A6 20 GND 21	29 2B6 28 GND
		2A7 22	27 2B7
		2A7 [] 22 2A8 [] 23	26 2B8
		2A0 [] 23 2DIR [] 24	25 20E

DESCRIPTION/ORDERING INFORMATION

The SN74GTLPH16945 is a medium-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC[™] circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

GTLP is the Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16945 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP $(V_{TT} = 1.5 \text{ V and } V_{RFF} = 1 \text{ V})$ signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, TI-OPC, OEC, TI are trademarks of Texas Instruments.

SCES292D-OCTOBER 1999-REVISED JUNE 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLPH16945GR	GTLPH16945
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLPH16945VR	GL945
	VFBGA – GQL	Tape and reel	SN74GTLPH16945KR	GL945

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.





TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1A2	1A1	GND	GND	1B1	1B2
С	1A4	1A3	V _{CC}	BIAS V _{CC}	1B3	1B4
D	1A6	1A5	GND	GND	1B5	1B6
Е	2A8	1A7			1B7	1B8
F	2A1	2A2			2B2	2B1
G	2A3	2A4	GND	GND	2B4	2B3
н	2A5	2A6	V _{CC}	V _{REF}	2B6	2B5
J	2A7	2A8	GND	GND	2B8	2B7
К	2DIR	NC	NC	NC	NC	2 0E

(1) NC - No internal connection

FUNCTIONAL DESCRIPTION

The SN74GTLPH16945 is a medium-drive (50 mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses effectively are isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except \overline{OE} and DIR are low.


INPUTS		OUTPUT	MODE
OE	DIR	OUIPUI	MODE
н х		Z	Isolation
L	L	B data to A port	True transportant
L	Н	A data to B port	True transparent

FUNCTION TABLE

SCES292D-OCTOBER 1999-REVISED JUNE 2005



LOGIC DIAGRAM (POSITIVE LOGIC)⁽¹⁾



(1) Pin numbers shown are for the DGG and DGV packages.

SCES292D-OCTOBER 1999-REVISED JUNE 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V	
V		A-port and control inputs	-0.5	7	V	
VI	Input voltage range ⁽²⁾	B port and V _{REF}	-0.5	4.6	v	
V	Voltage range applied to any output in the	A port	-0.5	7	V	
Vo	high-impedance or power-off state	B port	-0.5	4.6	v	
1		A port		-0.5 4.6 -0.5 7	A	
I _O	Current into any output in the low state		100	mA		
lo	Current into any A-port output in the high state	(3)		48	mA	
	Continuous current through each V_{CC} or GND			±100	mA	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
		DGG package		70		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		58	°C/W	
		GQL package				
T _{stg}	Storage temperature range	·	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3) (4)

This current flows only when the output is in the high state and $V_0 > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7.

SCES292D-OCTOBER 1999-REVISED JUNE 2005



Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT	
V _{CC} BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V	
M	Termination valtage	GTL	1.14	1.2	1.26	V	
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	v	
M		GTL	0.74	0.8	0.87	M	
V _{REF}	Reference voltage	GTLP	0.87	1	1.1	V	
N/	land and the sec	B port			V _{TT}	N/	
VI	Input voltage	Except B port		V _{CC}	5.5	V	
V _{IH}		B port	V _{REF} + 0.05			M	
	High-level input voltage	Except B port	2			V	
	B port V _{REF} – C		V _{REF} – 0.05				
V _{IL}	Low-level input voltage	Except B port			0.8	V	
I _{IK}	Input clamp current	L.			-18	mA	
I _{OH}	High-level output current	A port			-24	mA	
		A port			24		
I _{OL}	Low-level output current	B port		50		mA	
?t/?V	Input transition rise or fall rate	Outputs enabled			10	ns/V	
?t/?V _{CC}	Power-up ramp rate		20			μs/V	
T _A	Operating free-air temperature		-40		85	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS $V_{CC} = 3.3 V$ first, I/O second, and $V_{CC} = 3.3 V$ last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.

(3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

(4) V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} . TI-OPC circuitry is enabled in the A-to-B direction and is activated when $V_{TT} > 0.7$ V above V_{REF} . If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.

SCES292D-OCTOBER 1999-REVISED JUNE 2005

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS		MIN TYP ⁽¹⁾	MAX	UNIT	
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA		-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = −100 μA	V _{CC} - 0.2			
V _{OH}	A port	V 245.V	I _{OH} = -12 mA	2.4		V	
		$v_{\rm CC} = 5.15$ V	I _{OH} = -24 mA	2			
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA		0.2		
	A port	V - 2.15 V	I _{OL} = 12 mA		0.4		
		$v_{CC} = 5.15$ v	I _{OL} = 24 mA		0.5		
V _{OL}		$V_{CC} = 3.15 \text{ V} \text{ to } 3.45 \text{ V},$	I _{OL} = 100 μA		0.2	V	
	B port		I _{OL} = 10 mA		0.2		
	B port	V _{CC} = 3.15 V	I _{OL} = 40 mA		0.4		
			I _{OL} = 50 mA		0.55		
I _I	Control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V		±10	μA	
о гн⁽²⁾	A port)/ _ 2.45.)/	$V_{O} = V_{CC}$		10	۸	
OZH (=)	B port	$-v_{\rm CC} = 3.45$ v	V _O = 1.5 V		10	μA	
I _{OZL} ⁽²⁾	A and B ports	V _{CC} = 3.45 V,	$V_0 = GND$		-10	μA	
I _{BHL} ⁽³⁾	A port	V _{CC} = 3.15 V,	V ₁ = 0.8 V	75		μA	
I _{ВНН} ⁽⁴⁾	A port	V _{CC} = 3.15 V,	V ₁ = 2 V	-75		μA	
I _{BHLO} ⁽⁵⁾	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	500		μA	
I _{BHHO} ⁽⁶⁾	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	-500		μA	
		$V_{CC} = 3.45 V. I_{C} = 0.$	Outputs high		50)	
I _{CC}	A or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low		50	mA	
		V_{I} (B port) = V_{TT} or GND	Outputs disabled		50		
?I _{CC} ⁽⁷⁾		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GND			1.5	mA	
C _i	Control inputs	V _I = 3.15 V or 0		4.5	5	pF	
<u>_</u>	A port	V ₀ = 3.15 V or 0		7.5	9	~ Г	
C _{io}	B port	V _O = 1.5 V or 0		7.5	9	pF	

(1)

(2)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current. The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max. (3)

(4) The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC and then lowering it to $V_{\mbox{\scriptsize IH}}\mbox{min}.$

An external driver must source at least $\mathsf{I}_{\mathsf{BHLO}}$ to switch this node from low to high. (5)

An external driver must sink at least I_{BHHO} to switch this node from high to low. (6)

(7) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Hot-Insertion Specifications for A Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS					
I _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA	
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_0 = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA	
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	$V_0 = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μA	

Ű. W Texas Instruments www.ti.com

SCES292D-OCTOBER 1999-REVISED JUNE 2005

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
I _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	$V_1 \text{ or } V_0 = 0 \text{ to } 1.5 \text{ V}$		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μA
	$V_{CC} = 0$ to 3.15 V		V (D port) 0 to 1 5 V		5	mA
I_{CC} (BIAS V_{CC})	$V_{CC} = 3.15 \text{ V} \text{ to } 3.45 \text{ V}$	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μA
Vo	$V_{CC} = 0,$	BIAS $V_{CC} = 3.3 V$,	$I_{O} = 0$	0.95	1.05	V
Ι _Ο	$V_{CC} = 0,$	BIAS V_{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μA

Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature, $V_{\rm TT}$ = 1.5 V and $V_{\rm REF}$ = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	МАХ	UNIT	
t _{PLH}	А	В	2.1		6.3		
t _{PHL}	A	D	2.1		6.3	ns	
t _{en}	ŌĒ	В	2		6.9	ns	
t _{dis}	UE	D	2		6.9		
t _r	Rise time, B outp	uts (20% to 80%)		2.5		ns	
t _f	Fall time, B output	uts (80% to 20%)		2.1		ns	
t _{PLH}	D	۸	2.1		5.3	~~~	
t _{PHL}	В	A	2.1		5.3	ns	
t _{en}	ŌĒ	۸	0.3		5.7	ns	
t _{dis}	UE	A	0.3		5.7		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES292D-OCTOBER 1999-REVISED JUNE 2005

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_r \approx 2 ns, t_f \approx 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES292D-OCTOBER 1999-REVISED JUNE 2005

Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane




Figure 3. Medium-Drive RLC Network

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP ⁽¹⁾	UNIT
t _{PLH}	A	В	4.3	ns
t _{PHL}	A	D	4.3	
t _{en}	OE	В	5	2
t _{dis}	UE UE	D	4.4	ns
t _r	Rise time, B outp	uts (20% to 80%)	1	ns
t _f	Fall time, B outp	uts (80% to 20%)	2	ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTLPH16945G	R ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16945	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



,	*All dimensions are nominal												
	Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74GTLPH16945GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74GTLPH16945GR	TSSOP	DGG	48	2000	367.0	367.0	45.0	

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated