SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SCLS578A – MARCH 2004 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 160-µA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input

#### description/ordering information

This circuit is a positive-edge-triggered D-type flip-flop with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse.

- Individual Data Input to Each Flip-Flop
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

DW C	DW OR PW PACKAGE (TOP VIEW)											
CLR [ 1Q [ 1D [ 2D [ 2Q [ 3Q [ 3D [ 4D [ 4Q ]	1 2 3 4 5 6 7 8 9	σ	20 19 18 17 16 15 14 13 12	V <sub>CC</sub> 8Q 8D 7D 7Q 6Q 5D 5Q								
GND	10		11									

Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

#### **ORDERING INFORMATION<sup>†</sup>**

T <sub>A</sub>	PACKAC	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 125°C	SOIC – DW	Reel of 2000	SN74HC273QDWRQ1	HC273Q
–40°C to 125°C	TSSOP – PW	Reel of 2000	SN74HC273QPWRQ1	HC273Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

**FUNCTION TABLE** 

<sup>‡</sup>Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

	(each flip-flop)											
	INPUTS	OUTPUT										
CLR	CLK	D	Q									
L	Х	Х	L									
н	$\uparrow$	Н	н									
н	Ŷ	L	L									
Н	L	Х	Q <sub>0</sub>									



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated


#### SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A - MARCH 2004 - REVISED APRIL 2008

#### logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	58°C/W
PW package	83°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	V
		$V_{CC} = 2 V$	1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
	l ow-level input voltage	$V_{CC} = 6 V$	4.2			
		$V_{CC} = 2 V$			0.5	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	5 V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 2 V$			1000	
$\Delta t / \Delta v$	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
Т <sub>А</sub>	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS		Т	A = 25°C	;			
PARAMETER	TEST CONDITIC	NS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		
∨он	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		
	VI = VIH or VIL		2 V		0.002	0.1		0.1	
		I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1	
VOL			6 V		0.001	0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4	
lj	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	I <mark>O</mark> = 0	6 V			8		160	μΑ
Ci			2 V to 6 V		3	10		10	pF



## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T <sub>A</sub> = 2	25°C			
			VCC	MIN	MAX	MIN	MAX	UNIT
			2 V		5		4	
fclock	Clock frequency		4.5 V		27		18	MHz
			6 V		32		21	
			2 V	80		120		
		CLR low	4.5 V	16		24		
	Dube deve face		6 V	14		20		ns
tw	Pulse duration	CLK high or low	2 V	80		120		
			4.5 V	16		24		
			6 V	14		20		
			2 V	100		150		
		Data	4.5 V	20		30		
			6 V	17		25		
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>		2 V	100		150		ns
		CLR inactive	4.5 V	20		30		
			6 V	17		25		
			2 V	0		0		
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	lold time, data after CLK↑				0		ns
			6 V	0		0		

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	N	T,	<b>₄ = 25°C</b>	;			
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	5	11		4		
fmax			4.5 V	27	50		18		MHz
			6 V	32	60		21		
			2 V		55	160		240	
<sup>t</sup> PHL	CLR	Any	4.5 V		15	32		48	ns
			6 V		12	27		41	
			2 V		56	160		240	
<sup>t</sup> pd	CLK	Any	4.5 V		15	32		48	ns
			6 V		13	27		41	
			2 V		38	75		110	ns
tt		Any	4.5 V		8	15		22	
			6 V		6	13		19	

#### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load	35	pF



#### Vcc **High-Level** 50% 50% Pulse **From Output** Test 0 V **Under Test** Point $C_L = 50 \text{ pF}$ Vcc (see Note A) Low-Level 50% 50% Pulse 0 V LOAD CIRCUIT **VOLTAGE WAVEFORMS** PULSE DURATIONS Vcc Input 50% 50% 0 V - tPHL **t**PLH Vcc Vон In-Phase Reference 90% 90% 50% ⊾\_<u>10%</u> V<sub>OL</sub> 50% 50% Output Input 0 V tf t<sub>su</sub> th I tPHL <sup>t</sup>PLH - Vcc Vон Data 90% 90% 90% 90% **Out-of-Phase** 50% 50% Input 50% 50% <u>10%</u> o v 109 <u>10%</u> 10% Output VOL — t<sub>f</sub> tr · tr tf **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD AND INPUT RISE AND FALL TIMES **PROPAGATION DELAY AND OUTPUT TRANSITION TIMES** NOTES: A. CI includes probe and test-fixture capacitance.

#### PARAMETER MEASUREMENT INFORMATION

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HC273QDWRG4Q1	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC273Q	Samples
SN74HC273QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC273Q	Samples
SN74HC273QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	HC273Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC273-Q1 :

• Catalog: SN74HC273

Military: SN54HC273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC273QDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC273QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC273QDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC273QPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC273QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0

## **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated