

#### FEATURES

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption, 20-µA Max I<sub>cc</sub>
- Typical t<sub>pd</sub> = 7 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Unbuffered Outputs

#### **PS OR PW PACKAGE** (TOP VIEW) NC 1 $\Box V_{cc}$ 8 2 7 2A 1A [ 3 6 2Y 1Y GND 4 5

# **DESCRIPTION/ORDERING INFORMATION**

The SN74HCU7204 contains two independent unbuffered inverters. The device performs the Boolean function  $Y = \overline{A}$  in positive logic.

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 85°C			SN74HCU7204PS			
	SOP – PS	Reel of 2000	SN74HCU7204PSR	- HU7204		
		Tube of 90	SN74HCU7204PW			
	TSSOP – PW	Reel of 2000	SN74HCU7204PWR	HU7204		
		Reel of 250	SN74HCU7204PWT			

#### ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE (EACH INVERTER)

INPUT A	OUTPUT Y
Н	L
L	Н

#### LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
0	Deckage thermal impedance <sup>(3)</sup>	PS package		TBD	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	PW package		TBD	-0/00
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	NOM	MAX	UNIT	
$V_{CC}$	Supply voltage		2	5	6	V	
		$V_{CC} = 2 V$	1.7				
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 4.5 V$	3.6			V	
		$V_{CC} = 6 V$	4.8				
		$V_{CC} = 2 V$			0.3		
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 V$			0.8	V	
		$V_{CC} = 6 V$			1.1		
VI	Input voltage		0		$V_{CC}$	V	
Vo	Output voltage		0		$V_{CC}$	V	
	High lovel output ourrent	$V_{CC} = 4.5 V$		-4		mA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 6 V$		-5.2		IIIA	
1		$V_{CC} = 4.5 V$		4		<b>س</b> ۸	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 6 V$	5.2			mA	
		$V_{CC} = 2 V$	0		1000		
tt	Transition time	$V_{CC} = 4.5 V$	0		500	ns	
		$V_{CC} = 6 V$	0	0 4			
T <sub>A</sub>	Operating free-air temperature		-40		85	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	T,	<sub>A</sub> = 25°C	MIN	MAX	UNIT
FARAMETER	163	V <sub>cc</sub>	MIN	TYP MAX	MIN			
			2 V	1.8		1.8		
		I <sub>OH</sub> = -20 μA	4.5 V	4		4		
V <sub>OH</sub>	$V_I = V_{CC}$ or GND		6 V	5.5		5.5		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.86		3.76		
		I <sub>OH</sub> = -5.2 mA	6 V	5.36		5.26		
	$V_I = V_{CC}$ or GND		2 V		0.2		0.2	
		I <sub>OL</sub> = 20 μA	4.5 V		0.5		0.5	
V <sub>OL</sub>			6 V		0.5		0.5	V
		I <sub>OL</sub> = 4 mA	4.5 V		0.32		0.37	
		I <sub>OL</sub> = 5.2 mA	6 V		0.32		0.37	
I <sub>I</sub>	$V_{I} = V_{CC} \text{ or } 0$		6 V		±100		±1000	nA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } 0,$	l <sub>O</sub> = 0	6 V		2		20	μA
Ci			2 V to 6 V		3 10		10	pF

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	V	T <sub>A</sub> = 25°	С	MIN MAX	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN TYP	MAX	MIN MAX	UNIT
			2 V	40	80	100	
t <sub>pd</sub>	А	Y	4.5 V	8	16	20	ns
			6 V	7	14	17	
		Y	2 V	38	75	95	
t <sub>r</sub> /t <sub>f</sub>			4.5 V	8	15	19	ns
			6 V	6	13	16	


## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per inverter	No load	20	pF



#### PARAMETER MEASUREMENT INFORMATION



- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCU7204PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		HU7204	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	kage Name Package Type		SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HCU7204PW	PW	TSSOP	8	150	530	10.2	3600	3.5

# **PW0008A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



# PW0008A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0008A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated