SN54LS31, SN74LS31 DELAY ELEMENTS

SDLS157 - DECEMBER 1983 - REVISED MARCH 1988

- Delay Elements for Generating Delay Lines
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at IOL of 12/24 mA
- PNP Inputs Reduce Fan-In (I<sub>IL</sub> = -0.2 mA MAX)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and VCC Ranges


### description

These 'LS31 delay elements are intended to provide well-defined delays across both temperature and  $V_{CC}$  ranges. Used in cascade, a limitless range of delay gating is possible.

All inputs are PNP with I<sub>IL</sub> MAX of -0.2 mA. Gates 1, 2, 5, and 6 have standard Low-Power Schottky output sink current capability of 4 and 8 mA I<sub>OL</sub>. Buffers 3 and 4 are rated at 12 and 24 mA.

The SN54LS31 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74LS31 is characterized for operation from 0 °C to 70 °C.

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



SN54LS31	J OR W	PACKAGE
SN74LS31	D OR N	PACKAGE
(TO	P VIEW)	

1A 1Y 2A 2Y 3A 3B	1 2 3 4 5 6 7	U16 15 14 13 12 11	VCC 6A 6Y 5A 5Y 4B 4A
3Y GND	0 7 8	11 10 9	4B 4A 4Y




NC - No internal connection

# SN54LS31, SN74LS31 DELAY ELEMENTS

#### SDLS157 – DECEMBER 1983 – REVISED MARCH 1988

Delay Element	Logic	Ty	pical De		
Doidy Liomont	LOgic	<sup>t</sup> PLH	<sup>t</sup> PHL	AVG.	Rated IOL
Gates 1 and 6	Inverting	32 ns	23 ns	27.5 ns	4 and 8 mA
Gates 2 and 5	Non-Inverting	45 ns	48 ns	46.5 ns	4 and 8 mA
Buffers 3 and 4	2-Input NAND	6 ns	6 ns	6 ns	12 and 24 mA



absolute maximum ratings over operating free air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (See\Note 1 )	7 V
Input voltage, VI: All inputs	7 V
Operating free-air temperature range: SN54LS31	- 55° C to 125° C
SN74LS31	0° C to 70° C
Storage temperature range	- 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

				SN54LS	31	S	31		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply volta	-		4.5	5	55	4.75	5	5.25	V
VIH High-level in	put voltage		2			2			V
VIL Low-level in	put voltage		_		0.7			0.8	v
IOH High-level ou	IOH High-level output current	Y3, Y4 outputs			- 1.2			- 1.2	
		All other outpus			- 0.4			- 0.4	mA
IOL Low-level ou	Itput current	Y3, Y4 outputs			12			24	<u>}</u>
		All other outputs	-		4			8	mA
T <sub>A</sub> Operating fro	ee-air temperature		- 55		125	0		70	°c



# SN54LS31, SN74LS31 **DELAY ELEMENTS**

SDLS157 - DECEMBER 1983 - REVISED MARCH 1988

PARAMETER	TEST CO			5	SN54LS	31	S	SN74LS3	31	
		TEST CONDITIONS.						TYP <sup>‡</sup>	MAX	UNIT
VIK	$V_{CC} = MIN, I_1 = -18 \text{ mA}$					- 1.5			- 1.5	V
v <sub>он</sub>	$V_{CC} = MIN, V_{IH} = 2V,$	Y3, Y4	I <sub>OH</sub> = - 1.2 mA	2.4	3.1		2.4	3.1		
-01	VIL = MAX	Others	1 <sub>OH</sub> = - 0.4 mA	2.5	3.1		2.7	3.1		V V
		Y3, Y4	IOL = 12 mA		0.25	0.4		0.25	0.4	
VOL	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	13, 14	I <sub>OL</sub> = 24 mA					0.35	0.5	1
0		Others	IOL=4mA		0.25	0.4		0.25	0.4	V
		Others	IOL = 8 mA					0.35	0.5	1
<u>1</u>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V					0.1			0.1	mA
ЧН	$V_{CC} = MAX, V_I = 2.7 V$					20			20	μA
Ι <u>Ι</u>	$V_{CC} = MAX, V_I = 0.4 V$					- 0.2			- 0.2	mA
	V <sub>CC</sub> = MAX, (A3, A4, B3, B4	= 0 V	Y3, Y4	- 30		- 130	- 30		- 130	
los§	V <sub>CC</sub> = MAX, A1, A6 = 0 V, A2, A5 = 4.5 V		Y1, Y2, Y5, Y6	- 20		- 100	- 20		- 100	mA
сс ссн	V <sub>CC</sub> = MAX, A2, A5 = 4.5 V,				2.3	4		2.3	4	
ICCL	$V_{CC} = MAX, A2, A5 = 0 V,$	all other i	nputs 4.5 V		13	20		13	20	mA

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

+ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. + All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

# switching characteristics, (see note 2)

PARAMETER		то	SN54L	SN74LS31				
	(INPUT)	(OUTPUT)	MIN TY	P MAX	MIN	ТҮР	MAX	UNIT
<sup>t</sup> PLH	A1, A6	Y1, Y6	15	70	22		65	ns
tPHL		13,10	9	50	13		45	ns
<sup>t</sup> PLH	A2, A5	Y2, Y5	22	90	31		80	ns
tPHL		12, 15	20	105	30		95	ns
<sup>t</sup> PLH	A3, B3, A4,	Y3, Y4	2	20	2		15	ns
<sup>t</sup> PHL	Y4	13, 14	2	20	2		15	ns

NOTE 2:  $V_{CC}$  = MIN to MAX  $R_L$  = 667  $\Omega$ ,  $C_L$  = 45 pF for Y3 and Y4.  $R_L$  = 2 k $\Omega$ ,  $C_L$  = 15 pF for Y1, Y2, Y5 and Y6.  $T_A$  = MIN to MAX

Load circuits and voltage waveforms are shown in Section 1.






Texas


STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS31NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS31NSR	SO	NS	16	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LS31D	D	SOIC	16	40	507	8	3940	4.32
SN74LS31N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS31N	N	PDIP	16	25	506	13.97	11230	4.32

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated