
www.ti.com

SCLS694-JANUARY 2006

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>nd</sub> of 10.5 ns at 5 V
- Supports Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### DESCRIPTION

The SN74LV165A-EP is a parallel-load, 8-bit shift register designed for 2-V to 5.5-V V<sub>CC</sub> operation.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ $\overline{LD}$ ) input. The SN74LV165A-EP features a clock-inhibit function and a complemented serial output,  $Q_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LV165AMPWREP	LV165EP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### **FUNCTION TABLE**

	INPUTS		OPERATION
SH/LD	CLK	CLK INH	OPERATION
L	Х	X	Parallel load
Н	Н	X	$Q_0$
Н	X	Н	$Q_0$
Н	L	1	Shift
Н	$\uparrow$	L	Shift

## **LOGIC DIAGRAM (POSITIVE LOGIC)**







# SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCLS694-JANUARY 2006



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			7	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
IO	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
$\theta_{JA}$	Package thermal impedance (4)			108	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **Recommended Operating Conditions**(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
	High level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
		V <sub>CC</sub> = 2 V		0.5		
V	Low level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
	High lavel autout august	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		
		V <sub>CC</sub> = 2 V		50	μΑ	
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		
T <sub>A</sub>	Operating free-air temperature		-55	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS694-JANUARY 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT		
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V <sub>CC</sub> - 0.1					
\/	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V		
V <sub>OH</sub>	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V		
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8					
	$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1	V		
W	I <sub>OL</sub> = 2 mA	2.3 V			0.4			
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44			
	I <sub>OL</sub> = 12 mA	4.5 V			0.55			
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μΑ		
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ		
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5	μΑ		
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		1.7		pF		

## **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25	$T_A = 25^{\circ}C$		T <sub>A</sub> = 25°C MIN MAX		MAX	UNIT
			MIN	MAX	IVIIIN	IVIAA	UNII		
	Pulse duration	CLK high or low	8.5		9				
t <sub>w</sub>	t <sub>w</sub> Fuise duration	SH/LD low	11		13		ns		
		SH/LD high before CLK↑	7		8.5				
	Catur time	SER before CLK↑	8.5		9.5				
t <sub>su</sub>	Setup time	CLK INH before CLK↑	7		7		ns		
		Data before SH/LD↑	11.5		12				
		SER data after CLK↑	-1		0				
t <sub>h</sub>	Hold time	Parallel data after SH/LD↑	0		0.5		ns		
		SH/LD high after CLK↑	0		0				

## **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C	MIN	MAX	UNIT
			MIN MA	X	WAX	UNIT
	Pulse duration	CLK high or low	6	7		
t <sub>w</sub> Pulse duration	SH/LD low	7.5	9		ns	
		SH/ <del>LD</del> high before CLK↑	5	6		
	Setup time	SER before CLK↑	5	6		no
t <sub>su</sub>	Setup time	CLK INH before CLK↑	5	5		ns
		Data before SH/LD↑	7.5	8.5		
		SER data after CLK↑	0	0		
t <sub>h</sub>	t <sub>h</sub> Hold time	Parallel data after SH/LD↑	0.5	0.5		ns
		SH/LD high after CLK↑	0	0		

# SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCLS694-JANUARY 2006



### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{\text{CC}}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C	°C MIN MAX		MAY	UNIT
			MIN	MAX	IVIIN	WAX	UNIT
	Pulse duration	CLK high or low	4		6.5		
t <sub>w</sub>	v Fuise duration	SH/LD low	5		6.5		ns
		SH/LD high before CLK↑	4		4		
	Cotup time	SER before CLK↑	4		4		ns
t <sub>su</sub>	Setup time	CLK INH before CLK↑	3.5		4.5		115
		Data before SH/LD↑	5		5		
		SER data after CLK↑	0.5		0.5		
t <sub>h</sub>	t <sub>h</sub> Hold time	Parallel data after SH/LD↑	1		1		ns
		SH/ <del>LD</del> high after CLK↑	0.5		0.5		

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN MAX	MAY	UNIT
		(OUTPUT)		MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	65		35		MHz
	CLK				15.3	23.3	1	26	
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_L = 50 pF$		16.1	25.1	1	28	ns
ρū	Н				15.9	25.3	1	28	

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (OUTPUT)	LOAD	T,	$T_A = 25^{\circ}C$			MAX	UNIT
PARAMETER	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	IVIAA	ONII
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	90		50		MHz
	CLK				10.9	14.9	1	16.9	
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_L = 50 pF$		11.3	19.3	1	22	ns
	Н				11.1	17.6	1	20	

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	-	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN MAX	UNIT	
				MIN	TYP	MAX	. Ivilla	IVIAA	UNIT
f <sub>max</sub>			$C_{L} = 50 \text{ pF}$	75	85		75		MHz
	CLK			·	7.7	11.9	1	13.5	
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_{L} = 50 \text{ pF}$		7.7	11.9	1	13.5	ns
ρū	Н				7.6	11	1	12.5	


## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
C <sub>pd</sub>	Dower discination constitutes	C 50 pF f 10 MHz	3.3 V	36.1	pF
	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	5 V	37.5	



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms



www.ti.com 27-Oct-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV165AMPWREP	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165EP	
V62/06603-01XE	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165EP	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Oct-2023

#### OTHER QUALIFIED VERSIONS OF SN74LV165A-EP:

Automotive: SN74LV165A-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165AMPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN74LV165AMPWREP	TSSOP	PW	16	2000	356.0	356.0	35.0	



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated