





SN74LV393A

SCLS457E - FEBRUARY 2001 - REVISED MARCH 2023

SN74LV393A Dual 4-Bit Binary Counters

1 Features

- V_{CC} operation of 2 V to 5.5 V
- Max t_{pd} of 10 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} supports Partial-Power-Down-Mode operation
- Dual 4-bit binary counters with individual clocks
- Direct clear for each 4-bit counter
- Can significantly improve system densities by reducing counter package count by 50 percent
- Latch-Up performance exceeds 100 mA per JESD 78, Class II

2 Applications

- Synchronize invterted clock inputs
- Debounce a switch
- Invert a digital signal

3 Description

The 'LV393A devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices are designed for 2 V to 5.5 V V_{CC} operation.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
	D (SOIC, 14)	8.65 mm x 3.9 mm
	NS (SOP, 14)	10.3 mm x 5.3 mm
SN74LV393A	DB (SSOP, 14)	6.2 mm x 5.3 mm
	PW (TSSOP, 14)	5 mm x 4.4 mm
	DGV (TVSOP, 14)	3.6 mm x 4.4 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Figure 3-1. Logic Diagram, Each Counter (Positive Logic)



Table of Contents

1 Features1	6.14 Operating Characteristics
2 Applications1	7 Parameter Measurement Information
3 Description1	8 Detailed Description1
4 Revision History2	8.1 Overview10
5 Pin Configuration and Functions3	8.2 Functional Block Diagram1
6 Specifications4	8.3 Device Functional Modes1
6.1 Absolute Maximum Ratings4	9 Application and Implementation 1
6.2 ESD Ratings	9.1 Power Supply Recommendations1
6.3 Recommended Operating Conditions5	9.2 Layout 1
6.4 Thermal Information5	10 Device and Documentation Support12
6.5 Electrical Characteristics6	10.1 Documentation Support1
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V6	10.2 Receiving Notification of Documentation Updates 12
6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$	10.3 Support Resources12
6.8 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}6$	10.4 Trademarks1
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V6	10.5 Electrostatic Discharge Caution12
6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V7	10.6 Glossary1
6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V7	11 Mechanical, Packaging, and Orderable
6.12 Timing Diagrams8	Information12
6.13 Noise Characteristics8	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (February 2001) to Revision E (March 2023)

Page

Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.



5 Pin Configuration and Functions




Figure 5-1. D, DB, DGV, NS, or PW Package (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION					
NAME	NO.	ITPE						
1CLK	1	I	Counter 1 Clock Input					
1CLR	2	I	Counter 1 Clear Input					
1Q _A	3	0	Counter 1 A Output					
1Q _B	4	0	Counter 1 B Output					
1Q _C	5	0	Counter 1 B Output					
1Q _D	6	0	Counter 1 B Output					
GND	7	G	Ground					
2Q _D	8	0	Counter 2 D Output					
2Q _C	9	0	Counter 2 C Output					
2Q _B	10	0	Counter 2 B Output					
2Q _A	11	0	Counter 2 A Output					
2CLR	12	ı	Counter 2 Clear Input					
2CLK	13	ı	Counter 2 Clock Input					
V _{CC}	14	Р	V _{CC}					

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V	
VI	Input voltage ⁽¹⁾		-0.5	7	V
Vo	Output voltage range applied in high or low state ^{(1) (1)}		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range applied in power-off state (1)		-0.5	7	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current		±25	mA	
	Continuous current through V _{CC} or GND				mA
T _{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 - · The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - This value is limited to 7 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (A114-A) ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-Device Model (C101) ⁽²⁾	±1000	V
		Machine Model (A115-A)	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: SN74LV393A



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	Lligh level input veltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
\/	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	\	/ _{CC} × 0.3	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V	\	/ _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V	\	/ _{CC} × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V _{CC}	V
		V _{CC} = 2 V		-50	μA
	High-level output current	V _{CC} = 2.3 V to 2.7 V		-2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		-6	mA
		V _{CC} = 4.5 V to 5.5 V		-12	
		V _{CC} = 2 V		50	μA
1	Low-level output current	V _{CC} = 2.3 V to 2.7 V		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs.

6.4 Thermal Information

			SN74LV393A					
THERMAL METRIC(1)		D (SOIC)	NS (SOP)	DB (SSOP)	PW (TSSOP)	DGV (TVSOP)	UNIT	
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	96	127	76	113	°C/W	

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		
V	I _{OH} = -2 mA	2.3 V	2] _v
V _{OH}	I _{OH} = −6 mA	3 V	2.48]
	I _{OH} = −12 mA	4.5 V	3.8		
	I _{OL} = 50 μA	2 V to 5.5 V		0.1	
V	I _{OL} = 2 mA	2.3 V		0.4	V
V _{OL}	I _{OL} = 6 mA	3 V		0.44] v
	I _{OL} = 12 mA	4.5 V		0.55	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V		±1	μA
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20	μA
I _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0 V		5	μΑ
C _i	V _I = V _{CC} or GND	3.3 V		1.8	pF

6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

			T _A = 25°C S		SN74LV393A		UNIT
					MIN	MAX	ONT
A Dulas duration	Pulse duration	CLK high or low	5		5		no
l _w	ruise duration	CLR high	5		5		ns
t _{su}	Setup time	CLR inactive before CLK↓	6		6		ns

6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

	<u> </u>		1 37	T _A = 25°C SN74LV393A		93A	UNIT	
				MIN	MAX	MIN	MAX	UNIT
	A Dulas dumation		CLK high or low	5		5		no
ı _w	t _w Pulse duration		CLR high	5		5		ns
t _{su}	Setup time		CLR inactive before CLK↓	5		5		ns

6.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

			T _A = 25°C		SN74LV393A		UNIT	
			MIN	MAX	MIN	MAX	UNIT	
	t _w Pulse duration	CLK high or low	5		5			
I _W	Fuise duration	CLR high	5		5		ns	
t _{su}	Setup time	CLR inactive before CLK↓	4		4		ns	

6.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	TA	= 25°C		SN74LV3	393A	UNIT
PARAMETER	(INPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX		
f			C _L = 15 pF	50 ¹	90 ¹		40		MHz
'max			C _L = 50 pF	30	70		25		IVII IZ

Product Folder Links: SN74LV393A

6.9 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V (continued)

over operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTDUT)	TEST CONDITIONS	TA	= 25°C		SN74LV3	893A	UNIT
PARAMETER	(INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
		Q _A			7.1 ¹	17.7 ¹	1	20.5	
t_{pd}	CLK	Q _B			8.5 ¹	20.3 ¹	1	23.5	
	CLK	Q _C	C _L = 15 pF		10 ¹	122.5 ¹	1	26	ns
		Q _D			11.1 ¹	24.2 ¹	1	28	
t _{PHL}	CLR	Q _n			6.7 ¹	14.8 ¹	1	17	
		Q _A			9.3	21.3	1	24.5	
	CLK	Q _B			10.9	23.9	1	27.5	
t _{pd}	CLK	Q _C	C _L = 50 pF		12.3	26.1	1	30	ns
		Q _D			13.4	27.8	1	32	
t _{PHL}	CLR	Q _n			9.1	17.4	1	20	

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.10 Switching Characteristics, V_{CC} = 3.3 V \pm 0.3 V

over operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	TA	A = 25°C		SN74LV3	393A	UNIT	
PARAMETER	(INPUT)	10 (001701)	1EST CONDITIONS	MIN	TYP	MAX	MIN	MAX	ONIT	
f			C _L = 15 pF	75 ¹	130 ¹		65		MHz	
f _{max}			C _L = 50 pF	45	105		35		IVITIZ	
		Q _A			5.1 ¹	13.2 ¹	1	15.5		
t_{pd}	CLK	Q _B	C _L = 15 pF		6 ¹	15.8 ¹	1	18.5		
		Q _C			7 ¹	18 ¹	1	21	ns	
		Q _D			7.7 ¹	19.7 ¹	1	23		
t _{PHL}	CLR	Q _n			5.1 ¹	12.3 ¹	1	14.5		
		Q _A			6.7	16.7	1	19		
	CLK	Q _B			7.8	19.3	1	22	1	
t _{pd}	CLK	Q _C	C _L = 50 pF		8.7	21.5	1	24.5	ns	
		Q _D			9.5	23.2	1	26.5		
t _{PHL}	CLR	Q _n			6.8	15.8	1	18		

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	TA	\ = 25°C		SN74LV3	393A	UNIT
PARAMETER	(INPUT)	10 (001701)	1E31 CONDITIONS	MIN	TYP	MAX	MIN	MAX	
f			C _L = 15 pF	125 ¹	185 ¹		105		MHz
f _{max}			C _L = 50 pF	85	150		75		IVITIZ
		Q _A			3.7 ¹	8.5 ¹	1	10	
	CLK	Q _B			4.3 ¹	9.8 ¹	1	11.5	
t _{pd}	CLK	Q _C	C _L = 15 pF		4.9 ¹	11.2 ¹	1	13	ns
		Q _D			5.3 ¹	12.5 ¹	1	14.5	
t _{PHL}	CLR	Q _n			3.9 ¹	8.1 ¹	1	9.5	

Copyright © 2023 Texas Instruments Incorporated



6.11 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (continued)

over operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	TA	= 25°C		SN74LV	393A	UNIT
PARAMETER	(INPUT)	10 (001701)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
		Q _A			4.9	10.5	1	12	
.	CLK	Q _B	C _L = 50 pF		5.6	11.8	1	13.5	
^L pd	CLK	Q _C			6.2	13.2	1	15	ns
		Q _D			6.6	14.5	1	16.5	
t _{PHL}	CLR	Q _n			5.2	10.1	1	11.5	

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.12 Timing Diagrams




Figure 6-1. Timing Diagram

6.13 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER ⁽¹⁾	SN7		UNIT	
	PARAINE I ER	MIN	TYP	MAX	UNII
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		- 0.2	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.8		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

(1) Characteristics for surface-mount packages only.


6.14 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C .	Power dissipation capacitance (outputs enabled)	C ₁ = 50 pF, f = 10 MHz	3.3 V	15.2	pF
Opd	Fower dissipation capacitance (outputs enabled)	OL - 30 pr , r - 10 Wiriz	5 V	17.3	рг



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, and $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

Copyright © 2023 Texas Instruments Incorporated

8 Detailed Description

8.1 Overview

These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock ($\overline{\text{CLK}}$) input. These devices change state on the negative-going transition of the $\overline{\text{CLK}}$ pulse. N-bit binary counters can be implemented with each package, providing the capability of divide by 256. The 'LV393A devices have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram, Each Counter (Positive Logic)

8.3 Device Functional Modes

Table 8-1. Function Table

INPL	TS	FUNCTION
CLK	CLR	FUNCTION
1	L	No change
↓	L	Advance to next stage
X	Н	All outputs L

Product Folder Links: SN74LV393A

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

9.2 Layout

9.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

9.2.1.1 Layout Example




Figure 9-1. Layout Diagram



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV393A	Click here	Click here	Click here	Click here	Click here

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV393A

www.ti.com 6-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV393ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV393A	Samples
SN74LV393ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV393A	Samples
SN74LV393ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV393A	Samples
SN74LV393ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV393A	Samples
SN74LV393APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV393A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Feb-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV393A:

Automotive: SN74LV393A-Q1

■ Enhanced Product : SN74LV393A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 22-Jan-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV393ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV393ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV393ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV393ANSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV393APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV393APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV393APWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1



www.ti.com 22-Jan-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV393ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV393ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV393ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV393ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LV393APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV393APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV393APWR	TSSOP	PW	14	2000	366.0	364.0	50.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated