www.ti.com


SCLS521C - AUGUST 2003 - REVISED JUNE 2011

## TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

Check for Samples: SN74LV4053A-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current



#### **DESCRIPTION**

This triple 2-channel CMOS analog multiplexer/demultiplexer is designed for 2-V to 5.5-V  $V_{CC}$  operation.

The SN74LV4053A handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 405°C	SOIC - D	Tape and reel	SN74LV4053ATDRQ1	L4053AQ
–40°C to 105°C	TSSOP – PW	Tape and reel	SN74LV4053ATPWRQ1	L4053AQ
-40°C to 125°C	TSSOP – PW	Tape and reel	SN74LV4053AQPWRQ1	4053AQ1

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### **FUNCTION TABLE**

	II	NPUTS		ON
INH	С	В	Α	CHANNEL
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	Н	1Y1, 2Y0, 3Y0
L	L	Н	L	1Y0, 2Y1, 3Y0
L	L	Н	Н	1Y1, 2Y1, 3Y0
L	Н	L	L	1Y0, 2Y0, 3Y1
L	Н	L	Н	1Y1, 2Y0, 3Y1
L	Н	Н	L	1Y0, 2Y1, 3Y1
L	Н	Н	Н	1Y1, 2Y1, 3Y1
Н	Χ	Χ	X	None




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



## LOGIC DIAGRAM (POSITIVE LOGIC)



www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

1 3 1 3 - (-	<b>,</b>	
Supply voltage range		–0.5 V to 7 V
Input voltage range <sup>(2)</sup>		–0.5 V to 7 V
Switch I/O voltage range (2) (3)	–0.5 V to V <sub>CC</sub> + 0.5 V	
Input clamp current	V <sub>I</sub> < 0	–20 mA
I/O diode current	V <sub>IO</sub> < 0	–50 mA
Switch through current	$V_{IO} = 0$ to $V_{CC}$	±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Declare the week increase (4)	D package	73°C/W
Package thermal impedance **	PW package	108°C/W
Storage temperature range		−65°C to 150°C
	Supply voltage range Input voltage range <sup>(2)</sup> Switch I/O voltage range <sup>(2)</sup> Input clamp current I/O diode current Switch through current Continuous current through V <sub>CC</sub> or GND Package thermal impedance <sup>(4)</sup>	$\begin{array}{c c} & \text{Input voltage range}^{(2)} \\ & \text{Switch I/O voltage range}^{(2)} & \text{Switch I/O voltage range}^{(2)} & \text{Switch I/O voltage range}^{(2)} & \text{Switch I/O diode current} & \text{V}_{\text{IO}} < 0 \\ & \text{I/O diode current} & \text{V}_{\text{IO}} < 0 \\ & \text{Switch through current} & \text{V}_{\text{IO}} = 0 \text{ to V}_{\text{CC}} \\ & \text{Continuous current through V}_{\text{CC}} \text{ or GND} \\ & \text{Package thermal impedance}^{(4)} & \text{D package} \\ & \text{PW package} \\ & \text{PW package} \\ & \end{array}$

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

### **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

	·	·	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2(2)	5.5	V	
		$V_{CC} = 2 V$				
\/	High-level input voltage,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		\/	
$V_{IH}$	control inputs				V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7			
		V <sub>CC</sub> = 2 V		0.5		
.,	Low-level input voltage,	$V_{CC}$ = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V	
$V_{IL}$	control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		V <sub>CC</sub> × 0.3	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V <sub>CC</sub> × 0.3		
VI	Control input voltage	·	0	5.5	V	
V <sub>IO</sub>	Input/output voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		
T <sub>A</sub>	Operating free-air temperature	SN74LV4053ATDRQ1, SN74LV4053ATPWRQ1	-40	105	°C	
T <sub>A</sub>	Operating free-air temperature	SN74LV4053AQPWRQ1	-40	125		

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> This value is limited to 5.5 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°	С	T <sub>A</sub> = -40 to 105°C	T <sub>A</sub> = -40 to 125°C	UNIT
				MIN TYP	MAX	MIN MAX	MIN MAX	
		$I_T = 2 \text{ mA},$	2.3 V	41	180	225	225	
r <sub>on</sub>	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	3 V	30	150	190	190	Ω
		(see Figure 1)	4.5 V	23	75	100	100	
		$I_T = 2 \text{ mA},$	2.3 V	139	500	600	600	
r <sub>on(p)</sub>	Peak on-state resistance	$V_I = V_{CC}$ or GND,	3 V	63	180	225	225	Ω
	resistance	$V_{INH} = V_{IL}$	4.5 V	35	100	125	125	
	Difference in on-state	$I_T = 2 \text{ mA},$	2.3 V	2	30	40	40	
$\Delta r_{on}$	resistance between	$V_I = V_{CC}$ or GND,	3 V	1.6	20	30	30	Ω
	switch	$V_{INH} = V_{IL}$	4.5 V	1.3	15	20	20	
I	Control input current	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V		±0.1	±1	±2	μΑ
I <sub>S(off)</sub>	Off-state switch leakage current	$\begin{aligned} &V_I = V_{CC} \text{ and } \\ &V_O = \text{GND, or } \\ &V_I = \text{GND and } \\ &V_O = V_{CC}, \\ &V_{INH} = V_{IH} \\ &(\text{see Figure 2}) \end{aligned}$	5.5 V		±0.1	±1	±2	μА
I <sub>S(on)</sub>	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$ (see Figure 3)	5.5 V		±0.1	±1	±2	μA
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V			20	40	μΑ
C <sub>IC</sub>	Control input capacitance	f = 10 MHz	3.3 V	2				pF
C <sub>IS</sub>	Common terminal capacitance		3.3 V	8.2				pF
Cos	Switch terminal capacitance		3.3 V	5.6				pF
C <sub>F</sub>	Feedthrough capacitance			0.5				pF

## **SWITCHING CHARACTERISTICS**

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	FROM (INPUT)	TO (OUTPUT	TEST CONDITIONS	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40 to 105°C		T <sub>A</sub> = -40 to 125°C		UNIT
		(INFUI)	(001701		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Propagatio n delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF (see Figure 4)		2.9	9		12		14	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF (see Figure 5)		6.1	20		25		25	ns
t <sub>PHZ</sub>	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		8.9	20		25		25	ns

www.ti.com

#### **SWITCHING CHARACTERISTICS**

 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	FROM	TO	TEST CONDITIONS	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 105°C		T <sub>A</sub> = -40 to 125°C		UNIT	
		(INPUT)	(OUTPUT		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Propagation delay time	COM or Yn	Yn or COM	$C_L = 50 \text{ pF}$ (see Figure 4)		1.8	6		8		10	ns
t <sub>PZH</sub>	Enable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		4.3	14		18		18	ns
t <sub>PHZ</sub>	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		6.3	14		18		18	ns

### **ANALOG SWITCH CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	то	TEST CONF	NITIONS	v	$T_A$	= 25°C			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONE	OHIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
			$C_L = 50 \text{ pF},$		2.3 V		30			
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz (sine wave)}^{(1)}$		3 V		35		MHz	
(SWIGH GH)			(see Figure 6)		4.5 V		50			
Crosstalk			$C_L = 50 \text{ pF},$		2.3 V		-45			
	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz (sine was}$	ine wave) 3 V -45				dB		
			(see Figure 7)	4.5 V		-45				
Crosstalk			$C_L = 50 \text{ pF},$		2.3 V		20			
(control input to signal	INH	COM or Yn	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (square	3 V		35		mV		
output)			(see Figure 8)	4.5 V		65				
Feedthrough			$C_L = 50 \text{ pF},$		2.3 V		-45			
attenuation	COM or Yn	Yn or COM	$R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}^{(2)}$		3 V		-45		dB	
(switch off)			(see Figure 9)		4.5 V		-45			
Sine-wave distortion			$C_L = 50 \text{ pF},$	V <sub>I</sub> = 2 Vp-p	2.3 V		0.1			
	COM or Yn	Yn or COM	$R_L = 10 \text{ k}\Omega$ , $f_{in} = 1 \text{ kHz (sine}$	V <sub>I</sub> = 2.5 Vp-p	3 V		0.1		%	
Cirio wave distortion	33.W 01 111	711 O. OOW	wave) (see Figure 10)	V <sub>I</sub> = 4 Vp-p	4.5 V		0.1		70	

 <sup>(1)</sup> Adjust f<sub>in</sub> voltage to obtain 0-dBm output. Increase fin frequency until dB meter reads -3 dB.
 (2) Adjust f<sub>in</sub> voltage to obtain 0-dBm input.

#### **OPERATING CHARACTERISTICS**

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	5.3	pF



#### PARAMETER MEASUREMENT INFORMATION





Figure 1. On-State Resistance Test Circuit



Condition 1:  $V_I = 0$ ,  $V_O = V_{CC}$ Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit






Figure 4. Propagation Delay Time, Signal Input to Signal Output





## PARAMETER MEASUREMENT INFORMATION (continued)




TEST	S1	S2
tPLZ/tPZL	GND	V <sub>CC</sub>
tPHZ/tPZH	V <sub>CC</sub>	GND










(t<sub>PLZ</sub>, t<sub>PHZ</sub>)
VOLTAGE WAVEFORMS

Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output




NOTE A: fin is a sine wave.

Figure 6. Frequency Response (Switch On)



## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feedthrough Attenuation (Switch Off)



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Sine-Wave Distortion

www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CLV4053ATPWRG4Q1	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4053AQ	
SN74LV4053AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4053AQ1	Samples
SN74LV4053ATDRQ1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4053AQ	Samples
SN74LV4053ATPWRQ1	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4053AQ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4053A-Q1:

● Catalog : SN74LV4053A

Enhanced Product : SN74LV4053A-EP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV4053ATPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053ATPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV4053ATPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4053AQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV4053ATPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated