





SN74LVC10A

SCAS284P – JANUARY 1993 – REVISED MAY 2024

SN74LVC10A Triple 3-Input Positive-NAND Gate

1 Features

Texas

INSTRUMENTS

- Operates from 1.65V to 3.6V
- Specified from –40°C to 85°C and –40°C to 125°C
- Inputs accept voltages to 5.5V
- Max t_{pd} of 4.9ns at 3.3V
- Typical V_{OLP} (output ground bounce) < 0.8V at V_{CC} = 3.3V, T_A = $25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot)
 > 2V at V_{CC} = 3.3V, T_A = 25°C
- Latch-up performance exceeds 250 mA per JESD
 17
- ESD protection exceeds JESD 22
 - 2000V human-body model (A114-A)


2 Description

This triple 3-input positive-NAND gate is designed for 1.65V to 3.6V V_{CC} operation.

Package Information

| PART NUMBER | PACKAGE SIZE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ |
|-------------|-----------------------------|-----------------------------|--------------------------|
| | BQA (WQFN, 14) | 3mm × 2.5mm | 3mm × 2.5mm |
| | D (SOIC, 14) | 8.65mm × 6mm | 8.65mm × 3.9mm |
| SN74LVC10A | DB (SSOP, 14) | 6.2mm × 7.8mm | 6.2mm × 5.3mm |
| SINTALVCTUA | NS (SOP, 14) | 10.2mm × 7.8mm | 10.3mm × 5.3mm |
| | PW (TSSOP, 14) | 5mm × 6.4mm | 5mm × 4.4mm |
| | RGY (VQFN, 14) | 3.5mm × 3.5mm | 3.5mm × 3.5mm |

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Gate (Positive Logic)







Table of Contents

| 1 Features 2 Description | |
|--------------------------------------|---|
| 3 Pin Configuration and Functions | |
| 4 Specifications | 4 |
| 4.1 Absolute Maximum Ratings | |
| 4.2 ESD Ratings | 4 |
| 4.3 Recommended Operating Conditions | |
| 4.4 Thermal Information | 5 |
| 4.5 Electrical Characteristics | 5 |
| 4.6 Switching Characteristics | 5 |
| 4.7 Operating Characteristics | |
| 5 Parameter Measurement Information | 7 |
| 6 Detailed Description | 8 |
| 6.1 Overview | 8 |
| 6.2 Functional Block Diagram | 8 |
| - | |

| 6.3 Device Functional Modes | 8 |
|---|------|
| 7 Application and Implementation | 9 |
| 7.1 Power Supply Recommendations | 9 |
| 7.2 Layout | 9 |
| 8 Device and Documentation Support | 10 |
| 8.1 Documentation Support (Analog) | 10 |
| 8.2 Receiving Notification of Documentation Updates | |
| 8.3 Support Resources | . 10 |
| 8.4 Trademarks | |
| 8.5 Electrostatic Discharge Caution | 10 |
| 8.6 Glossary | 10 |
| 9 Revision History | |
| 10 Mechanical, Packaging, and Orderable | |
| Information | 11 |



3 Pin Configuration and Functions






Figure 3-2. SN74LVC10A BQA Package, 14-Pin WQFN (Top View)

| Table | 3-1. | Pin | Functions |
|-------|--------|-----|-----------|
| TUDIC | v- i i | | i uncuona |

| F | PIN | I/O ⁽¹⁾ | DESCRIPTION |
|-----------------|-----|--------------------|--|
| NAME | NO. | - I/O(·/ | DESCRIPTION |
| 1A | 1 | Input | Channel 1, Input A |
| 1B | 2 | Input | Channel 1, Input B |
| 2A | 3 | Input | Channel 2, Input A |
| 2B | 4 | Input | Channel 2, Input B |
| 2C | 5 | Input | Channel 2, Input C |
| 2Y | 6 | Output | Channel 2, Output Y |
| GND | 7 | _ | Ground |
| 3Y | 8 | Output | Channel 3, Output Y |
| 3A | 9 | Input | Channel 3, Input A |
| 3B | 10 | Input | Channel 3, Input B |
| 3C | 11 | Input | Channel 3, Input C |
| 1Y | 12 | Output | Channel 1, Output Y |
| 1C | 13 | Input | Channel 1, Input C |
| V _{CC} | 14 | _ | Positive Supply |
| Thermal pad | · | - | Connect the GND pin to the exposed thermal pad for correct operation. Connect the thermal pad to any internal PCB ground plane using multiple vias for good thermal performance. |

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--|--|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| VI | Input voltage range ⁽¹⁾ | | -0.5 | 6.5 | V |
| Vo | Output voltage range ^{(1) (2)} | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or GND | | | ±100 | mA |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |
| P _{tot} | Power dissipation | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C^{(3)}$ ⁽⁴⁾ | | 500 | mW |

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (1)

The value of V_{CC} is provided in the recommended operating conditions table. (2)

(3) For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K.
 (4) For the DB, NS, and PW packages: above 60°C, the value of P_{tot} derates linearly with 5.5 mW/K.

4.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|-------------------------|---|-------|------|--|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

| | | | T _A = 2 | 25°C | -40 TC |) 85°C | -40 TO | 125°C | UNIT |
|-----------------|-----------------------------|----------------------------------|------------------------|------------------------|------------------------|----------------------|------------------------|------------------------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| V | Supply voltogo | Operating | 1.65 | 3.6 | 1.65 | 3.6 | 1.65 | 3.6 | V |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | 1.5 | | 1.5 | | v |
| | | V _{CC} = 1.65V to 1.95V | 0.65 × V _{CC} | | 0.65 × V _{CC} | | 0.65 × V _{CC} | | |
| VIH | High-level input voltage | V _{CC} = 2.3V to 2.7V | 1.7 | | 1.7 | | 1.7 | | V |
| | - | V _{CC} = 2.7V to 3.6V | 2 | | 2 | | 2 | | |
| | | V _{CC} = 1.65V to 1.95V | | 0.35 × V _{CC} | | $0.35 \times V_{CC}$ | | 0.35 × V _{CC} | |
| VIL | Low-level input voltage | V _{CC} = 2.3V to 2.7V | | 0.7 | | 0.7 | | 0.7 | V |
| | vonago | V _{CC} = 2.7V to 3.6V | | 0.8 | | 0.8 | | 0.8 | |
| VI | Input voltage | | 0 | 5.5 | 0 | 5.5 | 0 | 5.5 | V |
| Vo | Output voltage | | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| | | V _{CC} = 1.65V | | -4 | | -4 | | -4 | |
| | High-level | V _{CC} = 2.3V | | -8 | | -8 | | -8 | mA |
| I _{OH} | output current | V _{CC} = 2.7V | | -12 | | -12 | | -12 | ША |
| | | V _{CC} = 3V | | -24 | | -24 | | -24 | |
| | | V _{CC} = 1.65V | | 4 | | 4 | | 4 | |
| | Low-level output | V _{CC} = 2.3V | | 8 | | 8 | | 8 | mA |
| IOL | current | V _{CC} = 2.7V | | 12 | | 12 | | 12 | ША |
| | | V _{CC} = 3V | | 24 | | 24 | | 24 | |



4.4 Thermal Information

| | | | | SN74L | VC10A | | | |
|-----------------|--|---|---------|-----------|----------|------------------------------|---------|------|
| | THERMAL METRIC ⁽¹⁾ | RMAL METRIC ⁽¹⁾ BQA (WQFN) D (SOIC) | | DB (SSOP) | NS (SOP) | S (SOP) PW (TSSOP) RGY (VQFN | | UNIT |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 102.3 | 86 | 96 | 76 | 113 | 47 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | EST CONDITIONS V_{CC} $T_A = 25^{\circ}C$ $-40 \text{ TO } 85^{\circ}C$ $-40 \text{ TO } 125^{\circ}C$ | | | | | UNIT | | | |
|------------------|---|--|--------------------------|-----|------|-----------------------|------|-----------------------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | I _{OH} = –100µА | 1.65V to 3.6V | V _{CC} – 0.2 | | | V _{CC} - 0.2 | | V _{CC} – 0.3 | | |
| | I _{OH} = -4mA | 1.65V | 1.29 | | | 1.2 | | 1.05 | | |
| V _{OH} | I _{OH} = -8mA | 2.3 V | 1.9 | | | 1.7 | | 1.55 | | V |
| - | L = 10mA | 2.7V | 2.2 | | | 2.2 | | 2.05 | | |
| | $I_{OH} = -12mA$ | 3V | 2.4 | | | 2.4 | | 2.25 | | |
| | I _{OH} = -24mA | 3V | 2.3 | | | 2.2 | | 2 | | |
| | I _{OL} = 100μA | 1.65V to 3.6V | | | 0.1 | | 0.2 | | 0.3 | |
| | I _{OL} = 4mA | 1.65V | | | 0.24 | | 0.45 | | 0.6 | |
| V _{OL} | I _{OL} = 8mA | 2.3V | | | 0.3 | | 0.7 | | 0.75 | V |
| | I _{OL} = 12mA | 2.7V | | | 0.4 | | 0.4 | | 0.6 | |
| | I _{OL} = 24mA | 3V | | | 0.55 | | 0.55 | | 0.8 | |
| l _l | V _I = 5.5V or GND | 3.6V | | | ±1 | | ±5 | | ±20 | μA |
| Icc | $V_{I} = V_{CC} \text{ or}$ GND, $I_{O} = 0$ | 3.6V | | | 1 | | 10 | | 40 | μA |
| ΔI _{CC} | One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND | 2.7V to 3.6V | | | 500 | | 500 | | 5000 | μA |
| Ci | $V_{I} = V_{CC}$ or GND | 3.3V | | 5 | | | | | | pF |

4.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)


| PARAMETER | FROM | то | Vaa | T _A = 25°C | | | –40 TO 85°C | | –40 TO 125°C | | UNIT |
|--------------------|------------|-------------|-----------------|-----------------------|-----|------|-------------|------|--------------|------------|------|
| | (INPUT) | (OUTPUT) | V _{cc} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 1.8V ± 0.15V | 1 | 4.2 | 10.1 | 1 | 10.6 | 1 | 12.1 | |
| | v | 2.5V ± 0.2V | 1 | 2.9 | 7.3 | 1 | 7.8 | 1 | 9.9 | n 0 | |
| ^L pd | A, B, or C | T | 2.7V | 1 | 3.1 | 5.6 | 1 | 5.8 | 1 | 7.4 | ns |
| | | | 3.3V ± 0.3V | 1 | 2.7 | 4.7 | 1 | 4.9 | 1 | 6 | |
| t _{sk(o)} | | | 3.3V ± 0.3V | | | | | 1 | | 1.5 | ns |



4.7 Operating Characteristics

T_A = 25°C

| | PARAMETER | TEST CONDITIONS | V _{cc} | ТҮР | UNIT |
|-----------------|--|--------------------|-----------------|-----|------|
| | | | 1.8V | 9 | |
| C _{pd} | Power dissipation capacitance per gate | f = 10 MHz | 2.5V | 10 | pF |
| | | | 3.3V | 11 | |






5 Parameter Measurement Information


Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z₀ = 50 Ω , t_t \leq 2.5ns.

The outputs are measured individually with one input transition per measurement.

| V _{cc} | Vt | RL | CL | Δ٧ |
|-----------------|--------------------|------|------|-------|
| 1.8V ± 0.15V | V _{CC} /2 | 1kΩ | 30pF | 0.15V |
| 2.5V ± 0.2V | V _{CC} /2 | 500Ω | 30pF | 0.15V |
| 2.7V | 1.5V | 500Ω | 50pF | 0.3V |
| 3.3V ± 0.3V | 1.5V | 500Ω | 50pF | 0.3V |




(1) C_L includes probe and test-fixture capacitance. Figure 5-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\mathsf{pd}}.$

Figure 5-2. Voltage Waveforms Propagation Delays



(1) The greater between $t_{\textrm{r}}$ and $t_{\textrm{f}}$ is the same as $t_{\textrm{t}}.$

Figure 5-3. Voltage Waveforms, Input and Output Transition Times



6 Detailed Description

6.1 Overview

The SN74LVC10A performs the Boolean function $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Gate (Positive Logic)

6.3 Device Functional Modes

| (Each Gate) | | | | | | | | | |
|-------------|--------|--------|---|--|--|--|--|--|--|
| | INPUTS | OUTPUT | | | | | | | |
| Α | В | С | Y | | | | | | |
| Н | Н | Н | L | | | | | | |
| L | Х | Х | Н | | | | | | |
| X | L | Х | н | | | | | | |
| x | Х | L | н | | | | | | |

Table 6-1. Function Table (Fach Gate)



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating in the *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended; if there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example layout for the SN74LVC10A



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

| Table 8-1. Related Links | | | | | | | | | | |
|--------------------------|----------------|------------|------------------------|--------------------------------------|------------|--|--|--|--|--|
| PARTS | PRODUCT FOLDER | ORDER NOW | TECHNICAL DOCUMENTS | TOOLS & SUPPORT & SOFTWARE COMMUNITY | | | | | | |
| SN74LVC10A | Click here | Click here | Click here | Click here | Click here | | | | | |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision O (July 2005) to Revision P (May 2024) | Page |
|---|--|-----------------|
| • | Added BQA package to Package Information table, Pin Configuration and Functions section, and Therr Information table | <i>mal</i> 1 |
| • | Added Applications section, Package Information table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support | t |
| | section, and Mechanical, Packaging, and Orderable Information section | 1 |
| • | Deleted machine model from <i>Features</i> section | 1 |



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| SN74LVC10AD | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC10A | Samples |
| SN74LVC10ADBR | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC10A | Samples |
| SN74LVC10ADG4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC10A | Samples |
| SN74LVC10ADR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC10A | Samples |
| SN74LVC10ADT | ACTIVE | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC10A | Samples |
| SN74LVC10ANSR | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC10A | Samples |
| SN74LVC10APW | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC10A | Samples |
| SN74LVC10APWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC10A | Samples |
| SN74LVC10APWT | ACTIVE | TSSOP | PW | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC10A | Samples |
| SN74LVC10ARGYR | ACTIVE | VQFN | RGY | 14 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC10A | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LVC10ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LVC10ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC10ADT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC10ANSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC10APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC10APWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC10ARGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

22-Apr-2024



| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC10ADBR | SSOP | DB | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC10ADR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74LVC10ADT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| SN74LVC10ANSR | SO | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC10APWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC10APWT | TSSOP | PW | 14 | 250 | 356.0 | 356.0 | 35.0 |
| SN74LVC10ARGYR | VQFN | RGY | 14 | 3000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

22-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LVC10AD | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74LVC10ADG4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74LVC10APW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |

MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated