www.ti.com

# SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320L-NOVEMBER 1993-REVISED MARCH 2005

#### **FEATURES**


- Member of the Texas Instruments Widebus™
   Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.6 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### DESCRIPTION/ORDERING INFORMATION

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V  $V_{\rm CC}$  operation.

The SN74LVCH16952A contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. The device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CEAB or CEBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

# DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVCH16952ADL	1.1/01/460534	
40°C to 95°C	330P – DL	Tape and reel	SN74LVCH16952ADLR	- LVCH16952A	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74LVCH16952ADGGR	LVCH16952A	
	TVSOP - DGV	Tape and reel	SN74LVCH16952ADGVR	LDH952A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS320L-NOVEMBER 1993-REVISED MARCH 2005



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{\sf OE}$  or DIR.

#### **FUNCTION TABLE**(1)


	INP		OUTPUT	
CEAB	CLKAB	Α	В	
Н	Χ	L	Χ	B <sub>0</sub> <sup>(2)</sup>
Х	L	L	X	B <sub>0</sub> <sup>(2)</sup> B <sub>0</sub> <sup>(2)</sup>
L	$\uparrow$	L	L	L
L	$\uparrow$	L	Н	Н
Х	Χ	Н	Χ	Z

<sup>(1)</sup> A-to-B data flow is shown; B-to-A data flow is similar, but uses CEBA, CLKBA, and OEBA.


<sup>(2)</sup> Level of B before the indicated steady-state input conditions were established



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



To Seven Other Channels



# SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320L-NOVEMBER 1993-REVISED MARCH 2005



## **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range (2)			
Vo	Voltage range applied to any output in the hi	-0.5	6.5	V	
Vo	Voltage range applied to any output in the hi	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance (4)	DGV package		48	°C/W
		DL package		56	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.


### **Recommended Operating Conditions**(1)

			MIN	MAX	UNIT			
V	Cupply valtage	Operating	1.65	3.6	V			
$V_{CC}$	Supply voltage	Data retention only	1.5		V			
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$					
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2					
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8				
VI	Input voltage	0	5.5	V				
V	Output voltage	High or low state	0	V <sub>CC</sub>	V			
Vo	Output voltage	3-state	0	5.5				
		V <sub>CC</sub> = 1.65 V		-4				
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-8	mΛ			
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA			
		$V_{CC} = 3 V$		-24				
		V <sub>CC</sub> = 1.65 V		4				
	Low-level output current	$V_{CC} = 2.3 \text{ V}$		8	mA			
l <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	ША			
		V <sub>CC</sub> = 3 V		24				
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V				
T <sub>A</sub>	Operating free-air temperature		-40	85	°C			

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.





#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	P <sup>(1)</sup> MAX	UNIT
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	$V_{CC} - 0.2$		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
W		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		V
V <sub>OH</sub>		I <sub>OH</sub> = -12 mA	2.7 V	2.2		V
		10H = -12 IIIA	3 V	2.4		
		$I_{OH} = -24 \text{ mA}$	3 V	2.2		
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V		0.2	
		I <sub>OL</sub> = 4 mA	1.65 V		0.45	
$V_{OL}$		$I_{OL} = 8 \text{ mA}$	2.3 V		0.7	V
		I <sub>OL</sub> = 12 mA	2.7 V		0.4	
		I <sub>OL</sub> = 24 mA	3 V		0.55	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V		±5	μΑ
		V <sub>I</sub> = 0.58 V	4.05.1/	15		
		V <sub>I</sub> = 1.07 V	1.65 V	-15		μА
		V <sub>I</sub> = 0.7 V	227	45		
I <sub>I(hold)</sub>	A or B ports	V <sub>I</sub> = 1.7 V	2.3 V	-45		
, ,		V <sub>I</sub> = 0.8 V	0.14	75		
		V <sub>I</sub> = 2 V	3 V	<b>–</b> 75		
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500	
I <sub>off</sub>	11.	$V_I$ or $V_O = 5.5 \text{ V}$	0		±10	μΑ
I <sub>OZ</sub> (3)		$V_{O} = 0 \text{ V or } (V_{CC} \text{ to 5.5 V})$	3.6 V		±10	μΑ
		$V_I = V_{CC}$ or GND, $I_O = 0$	0.01/		20	^
I <sub>CC</sub>		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}, \text{ I}_{\text{O}} = 0$	3.6 V		20	μΑ
Δl <sub>CC</sub>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500	μΑ
C <sub>i</sub>	Control inputs		3.3 V		5	pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V	,	8.5	pF

#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 1.8 V ± 0.15 V		= 2.5 V 0.2 V V <sub>CC</sub>		2.7 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency		130		150		150		150	MHz		
t <sub>w</sub>	Pulse duration, CLK high or lov	/	5		3.3		3.3		3.3		ns	
	Catura tima	Data before CLK↑	5.8		3.4		3.4		2.8			
t <sub>su</sub>	Setup time	CE before CLK↑	1.4		1.3		1.8		1.4		ns	
	Hald time	Data after CLK↑	0		0.5		0.5		0.5			
t <sub>h</sub>	Hold time	CE after CLK↑	1.1		1.6		1.1		1.9		ns	

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . This is the bus-hold maximum dynamic current required to switch the input from one state to another. For the total leakage current in an I/O port, please consult the  $I_{\text{I(hold)}}$  specification for the input voltage condition  $0 \text{ V} < V_I < V_{CC}$ , and the  $I_{OZ}$  specification for the input voltage conditions  $V_I = 0 \text{ V}$  or  $V_I = V_{CC}$  to 5.5 V. The bus-hold current, at input voltage greater than  $V_{CC}$ , is negligible.

<sup>(4)</sup> This applies in the disabled state only.

# SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320L-NOVEMBER 1993-REVISED MARCH 2005



# **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	-		V <sub>CC</sub> = 1.8 V ± 0.15 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		2.7 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
	(1141 01)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			130		150		150		150		MHz
t <sub>pd</sub>	CLKAB or CLKBA	B or A	2	11	1	7.6	1	7.6	1.6	6.6	ns
t <sub>en</sub>	ŌĒ	A or B	2	10.6	1	8	1	8	1.1	6.6	ns
t <sub>dis</sub>	ŌĒ	A or B	2	12.7	1	7.1	1	7.1	1.9	6.7	ns
t <sub>sk(o)</sub>										1	ns


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT		
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	55	61	69	pF	
$c_{pd}$	per transceiver	Outputs disabled	I = IO WIHZ	22	24	27	þr	




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

	INF	PUTS	· v	V			V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\Delta}$
1.8 V $\pm$ 0.15 V	v <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCH16952ADGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16952A	Samples
SN74LVCH16952ADGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LDH952A	Samples
SN74LVCH16952ADL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16952A	Samples
SN74LVCH16952ADLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16952A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	_	Package		SPQ	Reel	Reel	A0	В0	K0	P1 .	W	Pin1
	Type	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
SN74LVCH16952ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVCH16952ADGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74LVCH16952ADLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



\*All dimensions are nominal

7 til dillionolollo alo nollilla							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16952ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74LVCH16952ADGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0
SN74LVCH16952ADLR	SSOP	DL	56	1000	367.0	367.0	55.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCH16952ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87

### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated