SCBS151D - MAY 1992 - REVISED AUGUST 1996

 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power 	SN54LVT16952 WD PACKAGE SN74LVT16952 DGG OR DL PACKAGE (TOP VIEW)
Dissipation	
 Members of the Texas Instruments Widebus™ Family 	
 Support Mixed-Mode Signal Operation (5-V 	1CLKENAB 3 54 1CLKENBA GND 4 53 GND
Input and Output Voltages With 3.3-V V_{CC})	
 Support Unregulated Battery Operation 	1A2 6 51 1B2
Down to 2.7 V	V _{CC} [] 7 50 [] V _{CC}
 Typical V_{OLP} (Output Ground Bounce) 	1A3 🛛 8 49 🗋 1B3
< 0.8 V at V _{CC} = 3.3 V, T _A = 25°C	1A4 J 9 48 J 1B4
 ESD Protection Exceeds 2000 V Per 	
MIL-STD-883, Method 3015; Exceeds 200 V	
Using Machine Model	1A6 12 45 1B6 1A7 13 44 1B7
(C = 200 pF, R = 0)	1A7 [] 13 44 [] 1B7 1A8 [] 14 43 [] 1B8
Latch-Up Performance Exceeds 500 mA	2A1 1 15 42 2B1
Per JEDEC Standard JESD-17	2A2 16 41 2B2
 Bus-Hold Data Inputs Eliminate the Need 	2A3 17 40 2B3
for External Pullup Resistors	GND 18 39 GND
 Support Live Insertion 	2A4 🚺 19 38 🗍 2B4
 Distributed V_{CC} and GND Pin Configuration 	2A5 🛛 20 37 🗍 2B5
Minimizes High-Speed Switching Noise	2A6 🛛 21 36 🗋 2B6
 Flow-Through Architecture Optimizes 	
PCB Layout	2A7 23 34 2B7
Package Options Include Plastic 300-mil	
Shrink Small-Outline (DL) and Thin Shrink	
Small-Outline (DGG) Packages and 380-mil	2CLKENAB 26 31 2CLKENBA 2CLKAB 27 30 2CLKBA
Fine-Pitch Ceramic Flat (WD) Package	20EAB [] 28 29 [] 20EBA
Using 25-mil Center-to-Center Spacings	

description

The 'LVT16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16952 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

SCBS151D - MAY 1992 - REVISED AUGUST 1996

description (continued)

The SN54LVT16952 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16952 is characterized for operation from -40°C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SCBS151D - MAY 1992 - REVISED AUGUST 1996

	FUNCT	ION TABL	.E†							
	OUTPUT									
CLKENAB	CLKENAB CLKAB OEAB A									
Н	Х	L	Х	в ₀ ‡						
Х	L	L	Х	в ₀ ‡ в ₀ ‡						
L	\uparrow	L	L	L						
L	\uparrow	L	Н	н						
Х	Х	н	Х	Z						

[†] A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡Level of B before the indicated steady-state input conditions were established

logic diagram (positive logic)



To Seven Other Channels



SCBS151D - MAY 1992 - REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	
Current into any output in the low state, IO: SN54LVT16952	96 mA
SN74LVT16952	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT16952	48 mA
SN74LVT16952	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{stg} 6	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. 3. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

recommended operating conditions (see Note 4)

			SN54LV	T16952	SN74LV	T16952	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS151D - MAY 1992 - REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		EST CONDITIONS		SNS	54LVT16	952	SN7	4LVT16	952	UNIT
PARAMETER	''	EST CONDITIONS		MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 2.7 V,	lı = –18 mA				-1.2			-1.2	V
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		V _{CC} -0	.2		V _{CC} -0.	2		
Maria	V _{CC} = 2.7 V,	I _{OH} =8 mA		2.4			2.4			V
VOH	V/00 - 2 V/	I _{OH} = -24 mA		2						v
	V _{CC} = 3 V	I _{OH} = -32 mA					2			
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2	
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5	
VOL		I _{OL} = 16 mA				0.4			0.4	V
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA				0.5			0.5	v
	VCC - 3 V	I _{OL} = 48 mA				0.55				
		I _{OL} = 64 mA	_						0.55	
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control			±1			±1	
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V	inputs			10			10	
Ц		VI = 5.5 V				100			20	μΑ
	V _{CC} = 3.6 V	$V_I = V_{CC}$	A or B ports§			1			1	
		$V_{I} = 0$				-5			-5	
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$							±100	μΑ
ha in	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75			μA
l(hold)	VCC = 3 V	V _I = 2 V	A of B ports	-75			-75			μΑ
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μΑ
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μΑ
			Outputs high			0.12			0.12	
ICC	$V_{CC} = 3.6 V,$	I _O = 0,	Outputs low			5			5	mA
$V_{I} = V_{CC} \text{ or } GND$					0.12			0.12		
${}^{\Delta I}CC^{\P}$	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} of	One input at V _{CC} – 0.6 r GND			0.2			0.2	mA	
Ci	VI = 3 V or 0				4			4		pF
Cio	V _O = 3 V or 0				13			13		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS151D - MAY 1992 - REVISED AUGUST 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	T16952			SN74LV	T16952		
			۷ _{CC} = ± 0.		V _{CC} =	2.7 V	۷ _{CC} = ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
+	Pulse duration	CLKEN high	3.3		3.3		3.3		3.3		ns
tw	Fuise duration	CLK high or low	3.3		3.3		3.3		3.3		115
	O a farm firm a	A or B before CLK	2.6		3.3		2.1		2.9		
t _{su}	Setup time	CLKEN before CLK	1.2		1.6		1.2		1.6		ns
+.	Hold time	A or B after CLK	0.7		0.7		0.7		0.7		ns
th		CLKEN after CLK	1.4		1.5		1.4		1.5		115


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54LV	T16952			SN7	4LVT16	952		
PARAMETER	PARAMETER FROM (INPUT)		TO V _{CC} = 3.3 V (OUTPUT) ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} =	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1.6	5.7		7.4	2	3.4	5.8		7.1	ns
^t PHL	CLKAB	AUB	2	6		7	2	3.4	5.8		6.9	115
^t PZH	OEBA or	A or B	1	5		7.3	1	2.7	5.6		6.7	ns
^t PZL	OEAB	AUR	1.2	5.2		5.9	1.2	2.7	6.5		8	115
^t PHZ	OEBA or	A or B	1.8	6.7		7.3	2.3	3.9	6.3		6.9	ns
^t PLZ	OEAB	AUB	1.2	5.8		6	2.2	3.9	5.1		5.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS151D - MAY 1992 - REVISED AUGUST 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVT16952DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16952	Samples
SN74LVT16952DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16952	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are	nominal
---------------------	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16952DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT16952DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVT16952DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated