•	Members of the Texas Instruments SCOPE™ Family of Testability Products	SN54LVT18512, SN54LVT182512 HKC PACKAGE SN74LVT18512, SN74LVT182512 DGG PACKAGE (TOP VIEW)
•	Members of the Texas Instruments <i>Widebus</i> ™ Family	
•	State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V <sub>CC</sub> )	1LEAB [ 2 63 ] 1LEBA 1OEAB [ 3 62 ] 1OEBA 1A1 [ 4 61 ] 1B1
•	Support Unregulated Battery Operation Down to 2.7 V	1A2 0 5 60 1B2 GND 0 6 59 GND
•	UBT <sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode	1A3 [] 7 58 ] 1B3 1A4 [] 8 57 ] 1B4 1A5 [] 9 56 ] 1B5 V <sub>CC</sub> [] 10 55 ] V <sub>CC</sub>
•	B-Port Outputs of 'LVT182512 Devices Have Equivalent 25- $\Omega$ Series Resistors, So No External Resistors Are Required	1A6 [] 11 54 ] 1B6 1A7 [] 12 53 ] 1B7 1A8 [] 13 52 ] 1B8 GND [] 14 51 ] GND
•	Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture	1A9 [] 15 50 [] 1B9 2A1 [] 16 49 [] 2B1
•	<ul> <li>SCOPE<sup>™</sup> Instruction Set</li> <li>IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ</li> </ul>	2A3 [] 18 47 [] 2B3 GND [] 19 46 [] GND 2A4 [] 20 45 [] 2B4
	<ul> <li>Parallel-Signature Analysis at Inputs</li> <li>Pseudo-Random Pattern Generation From Outputs</li> <li>Sample Inputs/Toggle Outputs</li> <li>Binary Count From Outputs</li> </ul>	2A5 [] 21 44 [] 2B5 2A6 [] 22 43 ] 2B6 V <sub>CC</sub> [] 23 42 ] V <sub>CC</sub> 2A7 [] 24 41 ] 2B7 2A8 [] 25 40 ] 2B8
	<ul> <li>Device Identification</li> <li>Even-Parity Opcodes</li> </ul>	2A9 [ 26 39 ] 2B9 GND [ 27 38 ] GND 2OEAB [ 28 37 ] 2OEBA
•	Package Options Include 64-Pin Plastic Thin Shrink Small Outline (DGG) and 64-Pin Ceramic Dual Flat (HKC) Packages Using 0.5-mm Center-to-Center Spacings	20EAB [ 29 36 ] 20EBA 2LEAB [ 29 36 ] 2LEBA 2CLKAB [ 30 35 ] 2CLKBA TDO [ 31 34 ] TDI TMS [ 32 33 ] TCK

## description

The 'LVT18512 and 'LVT182512 scan test devices with 18-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

#### description (continued)

In the normal mode, these devices are 18-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A data is stored on a low-to-high transition of CLKAB. When OEAB is low, the B outputs are active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the OEBA, LEBA, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE<sup>™</sup> universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI). test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

The B-port outputs of 'LVT182512, which are designed to source or sink up to 12 mA, include equivalent  $25 \Omega$ series resistors to reduce overshoot and undershoot.

The SN54LVT18512 and SN54LVT182512 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT18512 and SN74LVT182512 are characterized for operation from -40°C to 85°C.

(									
	OUTPUT								
OEAB	LEAB	CLKAB	Α	В					
L	L	L	Х	в <sub>0</sub> ‡					
L	L	$\uparrow$	L	L					
L	L	$\uparrow$	Н	н					
L	Н	Х	L	L					
L	Н	Х	Н	н					
Н	Х	Х	Х	Z					


#### FUNCTION TABLE<sup>†</sup> (normal mode, each register)

<sup>†</sup>A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established



## functional block diagram





SCBS711 - OCTOBER 1997

## **Terminal Functions**

TERMINAL NAME	DESCRIPTION					
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.					
1B1–1B9, 2B1–2B9       Normal-function B-bus I/O ports. See function table for normal-mode logic.						
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA Normal-function clock inputs. See function table for normal-mode logic.						
GND	Ground					
1LEAB, 1LEBA, 2LEAB, 2LEBA	Normal-function latch enables. See function table for normal-mode logic.					
1 <u>0EAB</u> , 1 <u>0EBA,</u> 20EAB, 20EBA	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.					
тск	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.					
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.					
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.					
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.					
V <sub>CC</sub>	Supply voltage					



#### test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP, that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test-data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device identification register.




Figure 1. TAP-Controller State Diagram



#### state diagram description

The TAP controller is a synchronous finite-state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

#### **Test-Logic-Reset**

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVT18512 and 'LVT182512, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47-44 in the boundary-scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at the high-impedance state). Reset-value of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

#### Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

#### Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

#### Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register captures a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.



#### Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

#### Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

#### Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

#### **Update-DR**

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

#### Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVT18512 and 'LVT182512, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

#### Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

#### Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

#### Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

#### **Update-IR**

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

## instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVT18512 and 'LVT182512. The even-parity feature specified for SCOPE<sup>™</sup> devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE<sup>™</sup> devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan



#### data register description

#### boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used to store test data that is to be applied externally to the device output pins, and/or to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs are set to benign values (i.e., if test mode were invoked, the outputs would be at the high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	2OEAB	35	2A9-I/O	17	2B9-I/O
46	1OEAB	34	2A8-I/O	16	2B8-I/O
45	2 <mark>0EBA</mark>	33	2A7-I/O	15	2B7-I/O
44	1OEBA	32	2A6-I/O	14	2B6-I/O
43	2CLKAB	31	2A5-I/O	13	2B5-I/O
42	1CLKAB	30	2A4-I/O	12	2B4-I/O
41	2CLKBA	29	2A3-I/O	11	2B3-I/O
40	1CLKBA	28	2A2-I/O	10	2B2-I/O
39	2LEAB	27	2A1-I/O	9	2B1-I/O
38	1LEAB	26	1A9-I/O	8	1B9-I/O
37	2LEBA	25	1A8-I/O	7	1B8-I/O
36	1LEBA	24	1A7-I/O	6	1B7-I/O
	_	23	1A6-I/O	5	1B6-I/O
	_	22	1A5-I/O	4	1B5-I/O
		21	1A4-I/O	3	1B4-I/O
		20	1A3-I/O	2	1B3-I/O
		19	1A2-I/O	1	1B2-I/O
		18	1A1-I/O	0	1B1-I/O

#### Table 1. Boundary-Scan Register Configuration



SCBS711 - OCTOBER 1997

## boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run test (RUNT) instruction to implement additional test operations not included in the basic SCOPE<sup>™</sup> instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The BCR order of scan is shown in Figure 3.




Figure 3. Boundary-Control Register Order of Scan

#### bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 4.




Figure 4. Bypass Register Order of Scan



#### device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVT18512, the binary value 00000000000000001000111000000101111 (0004702F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74LVT18512.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10 <sup>†</sup>
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09 <sup>†</sup>
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08 <sup>†</sup>
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07 <sup>†</sup>
—	—	23	PARTNUMBER11	7	MANUFACTURER06 <sup>†</sup>
—	—	22	PARTNUMBER10	6	MANUFACTURER05 <sup>†</sup>
—	—	21	PARTNUMBER09	5	MANUFACTURER04 <sup>†</sup>
—	—	20	PARTNUMBER08	4	MANUFACTURER03 <sup>†</sup>
—	—	19	PARTNUMBER07	3	MANUFACTURER02 <sup>†</sup>
—	—	18	PARTNUMBER06	2	MANUFACTURER01 <sup>†</sup>
—	—	17	PARTNUMBER05	1	MANUFACTURER00 <sup>†</sup>
—	—	16	PARTNUMBER04	0	LOGIC1 <sup>†</sup>
—	—	15	PARTNUMBER03		—
—		14	PARTNUMBER02		
—	_	13	PARTNUMBER01		
—	_	12	PARTNUMBER00		

 Table 2. Device-Identification Register Configuration

<sup>†</sup>Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



SCBS711 - OCTOBER 1997

## instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

$\begin{array}{c} \text{BINARY CODE}^{\dagger} \\ \text{BIT 7} \rightarrow \text{BIT 0} \\ \text{MSB} \rightarrow \text{LSB} \end{array}$	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
1000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS <sup>‡</sup>	Bypass scan	Bypass	Normal
10000100	BYPASS <sup>‡</sup>	Bypass scan	Bypass	Normal
00000101	BYPASS <sup>‡</sup>	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS <sup>‡</sup>	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary-run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

#### Table 3. Instruction-Register Opcodes

<sup>†</sup> Bit 7 is used to maintain even parity in the 8-bit instruction.

<sup>‡</sup> The BYPASS instruction is executed in lieu of a SCOPE<sup>™</sup> instruction that is not supported in the 'LVT18512 or 'LVT182512.

#### boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–44 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. The device operates in the test mode.

#### identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

#### sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



#### bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

#### control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

#### control boundary to 1/0

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

#### boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

#### boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

#### boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

#### boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and thereby applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

#### boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



SCBS711 - OCTOBER 1997

## boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

$\begin{array}{c} \text{BINARY CODE} \\ \text{BIT 2} \rightarrow \text{BIT 0} \\ \text{MSB} \rightarrow \text{LSB} \end{array}$	DESCRIPTION							
X00	Sample inputs/toggle outputs (TOPSIP)							
X01	Pseudo-random pattern generation/36-bit mode (PRPG)							
X10	Parallel-signature analysis/36-bit mode (PSA)							
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)							
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)							

#### Table 4. Boundary-Control Register Opcodes

While the control input BSCs (bits 47-36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47-44 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (i.e.,  $1\overline{OEAB} \neq 1\overline{OEBA}$  and  $2\overline{OEAB} \neq 2\overline{OEBA}$ ) and in the same direction of data flow (i.e.,  $1\overline{OEAB} = 2\overline{OEAB}$  and  $1\overline{OEBA} = 2\overline{OEBA}$ ). Otherwise, the bypass instruction is operated.

# sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



## pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 show the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.





Figure 5. 36-Bit PRPG Configuration (1OEAB = 2OEAB = 0, 1OEBA = 2OEBA = 1)



SCBS711 – OCTOBER 1997





## parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 show the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.





Figure 7. 36-Bit PSA Configuration (10EAB = 20EAB = 0, 10EBA = 20EBA = 1)



SCBS711 – OCTOBER 1997





#### simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 show the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 9. 18-Bit PSA/PRPG Configuration (10EAB = 20EAB = 0, 10EBA = 20EBA = 1)






Figure 10. 18-Bit PSA/PRPG Configuration (1OEAB = 2OEAB = 1, 1OEBA = 2OEBA = 0)



## simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 show the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 11. 18-Bit PSA/COUNT Configuration (10EAB = 20EAB = 0, 10EBA = 20EBA = 1)






Figure 12. 18-Bit PSA/COUNT Configuration (1OEAB = 2OEAB = 1, 1OEBA = 2OEBA = 0)



## timing description

All test operations of the 'LVT18512 and 'LVT182512 are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.


A simple timing example is shown in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 details the operation of the test circuitry during each TCK cycle.

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	The selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed

# Table 5. Explanation of Timing Example



SCBS711 – OCTOBER 1997



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

SN54LVT18251 SN74LVT18512 SN74LVT18251 SN74LVT18251 SN74LVT18251 Current into any output in the high state, I <sub>O</sub> (see Note 2): S	-0.5 V to 7 V state, V <sub>O</sub> (see Note 1)
	N54LVT182512 (B port)
S	N74LVT182512 (A port or TDO) 64 mA
S	N74LVT182512 (B port) 30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG pack	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

2. This current only flows when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.



# recommended operating conditions (see Note 4)

			SN54LVT	18512	SN74LVT	18512	UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	M	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		20	5.5		5.5	V
ЮН	High-level output current		6	-24		-32	mA
IOL	Low-level output current		na	24		32	mA
IOL <sup>†</sup>	Low-level output current		<sup>8</sup> 0	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>†</sup>Current duty cycle  $\leq$  50%, f  $\geq$  1 kHz

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TERT CO	NDITIONS	SN5	54LVT18	512	SN7	4LVT18	512	UNIT	
		TEST CONDITIONS			MIN TYPT	MAX	MIN TYP <sup>†</sup>		MAX	UNIT	
VIK		V <sub>CC</sub> = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	l <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0.	2			
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -3 mA	2.4			2.4				
Vон			I <sub>OH</sub> =8 mA	2.4			2.4			V	
VОН		$V_{CC} = 3 V$	I <sub>OH</sub> = -24 mA	2							
			I <sub>OH</sub> = -32 mA				2				
			I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
			I <sub>OL</sub> = 16 mA			0.4			0.4		
VOL			I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
		V <sub>CC</sub> = 3.6 V,	VI = V <sub>CC</sub> or GND			±1			±1		
	CLK, LE, TCK	V <sub>CC</sub> = 0 or 3.6 V,	VI = 5.5 V			10			10	1	
		V <sub>CC</sub> = 3.6 V	VI = 5.5 V	\$ 5					5	1	
	OE, TDI, TMS		$V_{I} = V_{CC}$		Ž.	1			1		
łį			$V_{\parallel} = 0$	-25	A.	-100	-25		-100	μA	
	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = 5.5 V		~	20			20	1	
			$V_I = V_{CC}$		5	1			1		
			$V_{I} = 0$	Ő	7	-5			-5		
loff	•	V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O} = 0$ to 4.5 V	Q					±100	μA	
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			1			1	μA	
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-1			-1	μA	
IOZPU		V <sub>CC</sub> = 0 to 1.5 V,	V <sub>O</sub> = 0.5 V or 3 V			±50			±50	μA	
IOZPD		V <sub>CC</sub> = 1.5 V to 0,	$V_{O}$ = 0.5 V or 3 V			±50			±50	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.6	2		0.6	2		
ICC		$I_{O} = 0,$	Outputs low		18	24		18	24	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.6	2		0.6	2		
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, One i Other inputs at $V_{CC}$ or G				0.5			0.5	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Cio		V <sub>O</sub> = 3 V or 0			10			10		pF	
Co		V <sub>O</sub> = 3 V or 0			8			8		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

 $\ddagger$  Unused pins at V\_CC or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

					SN54LV	T18512			SN74LV	T18512				
			V <sub>CC</sub> = ± 0.3			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT				
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
fclock	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz		
	Dules duration	CLKAB or CLKBA hig	gh or low	4.4		5.6		4.4		5.6		ns		
tw	W Pulse duration LEAB or LEBA high		3		3		3		3		115			
	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3				
<sup>t</sup> su		Setup time	Setup time	A before LEAB↓ or	CLK high	1.5	ů.	0.7		1.5		0.7		ns
		B before LEBA $\downarrow$	CLK low	1.6	20	1.6		1.6		1.6				
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4	PRO	1.1		1.4		1.1		ns		
		A after LEAB↓ or B after LEBA		3.1		3.5		3.1		3.5				

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

				SN54LV	T18512			SN74LV	T18512		
			V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	ТСК	0	50	0	40	0	50	0	40	MHz
tw	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
		A, B, CLK, LE, or OE before TCK↑	6.5		EVIEN		6.5		7		
<sup>t</sup> su	Setup time	TDI before TCK↑	2.5		3.5		2.5		3.5		ns
		TMS before TCK↑	2.5	Ĝ	3.5		2.5		3.5		
		A, B, CLK, LE, or $\overline{OE}$ after TCK $\uparrow$	1.7	bu	1		1.7		1		
th	Hold time	TDI after TCK↑	1.5	R	1		1.5		1		ns
		TMS after TCK↑	1.5	A	1		1.5		1		
td	Delay time	Power up to TCK↑	50		50		50		50		ns
t <sub>r</sub>	Rise time	V <sub>CC</sub> power up	1		1		1		1		μs



SCBS711 - OCTOBER 1997

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

				SN54LV	T18512			SN74LV	T18512		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.:	3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	CLKAB or CLKBA		100		80		100		80		MHz
<sup>t</sup> PLH	A or B	B or A	1.5	5.1		5.8	1.5	4.9		5.6	ns
<sup>t</sup> PHL	AUB	BUIA	1.5	5.1	M	5.8	1.5	4.9		5.6	115
<sup>t</sup> PLH	CLKAB or CLKBA	B or A	1.5	6.3	M	7.2	1.5	5.8		6.8	ns
<sup>t</sup> PHL	CERAD OF CERDA	BUR	1.5	6.3	L.	7.2	1.5	5.8		6.8	115
<sup>t</sup> PLH	LEAB or LEBA	B or A	1.5	7.8	1	9.2	1.5	7.4		8.4	ns
<sup>t</sup> PHL	LEAD OF LEDA	BUIA	1.5	6		6.6	1.5	5.7		6.4	115
<sup>t</sup> PZH		B or A	1.5	7.6		8.5	1.5	7.1		8.3	ns
<sup>t</sup> PZL	OEAD OF OEBA	BUR	1.5	<b>Q</b> 7.6		8.5	1.5	7.1		8.3	115
<sup>t</sup> PHZ		B or A	2.5	8.3		8.8	2.5	7.8		8.4	ns
<sup>t</sup> PLZ	OEAD OF OEBA	BUIA	2.5	8.3		8.8	2.5	7.8		8.4	115

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

				SN54LV	T18512			SN74LV	T18512		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	= V <sub>CC</sub> ± 0.		V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	TCK		50		40		50		40		MHz
<sup>t</sup> PLH	тск↓	A or B	2.5	15		18	2.5	14		17	ns
<sup>t</sup> PHL	TORV	AUB	2.5	15		18	2.5	14		17	115
<sup>t</sup> PLH	ТСК↓	TDO	1	6	M	7	1	5.5		6.5	ns
<sup>t</sup> PHL	TORV	IDO	1.5	7	M	8	1.5	6.5		7.5	115
<sup>t</sup> PZH	тск↓	A or B	4	18	140	21	4	17		20	ns
<sup>t</sup> PZL	TORV	AUB	4	18	1	21	4	17		20	115
<sup>t</sup> PZH	тск↓	TDO	1	6		7	1	5.5		6.5	ns
<sup>t</sup> PZL	TORV	IDO	1.5	6		7	1.5	5.5		6.5	115
<sup>t</sup> PHZ	ТСК↓	A or B	4	<b>Q</b> 19		21	4	18		20	ns
<sup>t</sup> PLZ	TORV	AUB	4	18		19.5	4	17		18.5	115
<sup>t</sup> PHZ	тск↓	TDO	1.5	7.5		9	1.5	7		8.5	ns
<sup>t</sup> PLZ	TORV	100	1.5	7.5		8.5	1.5	7		8	115



# recommended operating conditions (see Note 4)

			SN54LVT	82512	SN74LVT1	182512	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	W	2	W	V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
lau	High-level output current	A port, TDO	Å	24	7	-32	mA
ЮН	High-level output current	B port	200	-12	UCC	-12	mA
le.	Low lovel output ourrept	A port, TDO	0	24	202	32	mA
IOL	Low-level output current	B port	9	12	4	12	ША
IOL <sup>†</sup>	Low-level output current	A port, TDO		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

The function of the function  $\frac{1}{2}$  for the function  $\frac{1}{2}$  for the function  $f \ge 1$  kHz for the

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CO	NDITIONS	SN54	4LVT182	2512	SN74	ILVT182	2512	UNIT
F7	ARAMETER	1231 00	NDITION3	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 2.7 V,	lı = -18 mA			-1.2			-1.2	V
	A, B, TDO	$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0.	.2		V <sub>CC</sub> -0.	2		
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -3 mA	2.4			2.4			
Vон	A port, TDO		I <sub>OH</sub> = -8 mA	2.4			2.4			V
vОн	A polit, TDO	$V_{CC} = 3 V$	$I_{OH} = -24 \text{ mA}$	2						v
			I <sub>OH</sub> = -32 mA				2			
	B port	V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2			2			
	A, B, TDO	V <sub>CC</sub> = 2.7 V,	I <sub>OL</sub> = 100 μA			0.2			0.2	
		V <sub>CC</sub> = 2.7 V,	I <sub>OL</sub> = 24 mA			0.5			0.5	
			I <sub>OL</sub> = 16 mA			0.4			0.4	
VOL	A port, TDO	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			0.5			0.5	V
			I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
	B port	V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.8			0.8	
	CLK, LE, TCK	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			3 ±1			😒 ±1	
	CER, EE, TOR	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		Ľ,	10		, Š	10	
			V <sub>I</sub> = 5.5 V		2	5		A.	5	
	OE, TDI, TMS	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		5	1		1	1	μA
łı			$V_{I} = 0$	-25	5	-100	-25	5	-100	μΛ
			V <sub>I</sub> = 5.5 V	0	<u> </u>	20	0	/	20	
	A or B ports‡	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$	2		1	Q		1	
			V <sub>I</sub> = 0			-5			-5	
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			1			1	μΑ
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-1			-1	μΑ
IOZPL	J	$V_{CC} = 0$ to 1.5 V,	$V_{O}$ = 0.5 V or 3 V			±50			±50	μΑ
IOZPE	)	$V_{CC} = 1.5 V \text{ to } 0,$	$V_{O} = 0.5 \text{ V or } 3 \text{ V}$			±50			±50	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.6	2		0.6	2	
ICC		$I_{O} = 0,$	Outputs low		18	24		18	24	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.6	2		0.6	2	
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, One i Other inputs at $V_{CC}$ or G				0.5			0.5	mA
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF
Cio		V <sub>O</sub> = 3 V or 0			10			10		pF
Co		V <sub>O</sub> = 3 V or 0			8			8		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> Unused pins at  $V_{CC}$  or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

					SN54LV	T182512			SN74LV	T182512		
				V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.:		V <sub>CC</sub> =	2.7 V	UNIT
		-		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
+	Pulse duration	CLKAB or CLKBA hig	h or low	4.4		5.6		4.4		5.6		ns
t <sub>w</sub>	Puise duration	LEAB or LEBA high		3		3		3		3		115
		A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3 2 2 2 2 3		
<sup>t</sup> su	Setup time	A before LEAB↓ or	CLK high	1.5	G	0.7		1.5	ć	0.7		ns
		B before LEBA $\downarrow$	CLK low	1.6	20	1.6		1.6	n n	1.6		
th	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4	PAG	1.1		1.4	PPO	1.1		ns
		A after LEAB↓ or B at	after LEAB $\downarrow$ or B after LEBA $\downarrow$			3.5		3.1		3.5		

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			5	SN54LV	T182512		9	SN74LV	T182512		
			= ۷ <sub>CC</sub> ± 0.3		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	ТСК	0	50	0	40	0	50	0	40	MHz
tw	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
		A, B, CLK, LE, or OE before TCK↑	6.5		HEN		6.5		VIEW		
t <sub>su</sub>	Setup time	TDI before TCK↑	2.5		3.5		2.5		3.5		ns
		TMS before TCK↑	2.5	A	3.5		2.5	_	3.5		
		A, B, CLK, LE, or OE after TCK↑	1.7	50	1		1.7	200	1		
t <sub>h</sub>	Hold time	TDI after TCK↑	1.5	00	1		1.5	0	1		ns
		TMS after TCK↑	1.5	2	1		1.5	2	1		
t <sub>d</sub>	Delay time	Power up to TCK↑	50		50		50		50		ns
t <sub>r</sub>	Rise time	V <sub>CC</sub> power up	1		1		1		1		μs



SCBS711 - OCTOBER 1997


### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			ę	SN54LV	T182512			SN74LV	T182512		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	= ۷ <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	۷ <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	CLKAB or CLKBA		100		80		100		80		MHz
<sup>t</sup> PLH	А	В	1.5	6		6.7	1.5	5.7		6.4	ns
<sup>t</sup> PHL	A	В	1.5	6		6.7	1.5	5.7		6.4	115
<sup>t</sup> PLH	В	А	1.5	5.1		5.8	1.5	4.9		5.6	ns
<sup>t</sup> PHL	В	A	1.5	5.1		5.8	1.5	4.9		5.6	115
<sup>t</sup> PLH	CLKAB	В	1.5	7.1	M	8.1	1.5	6.7	M	7.7	ns
<sup>t</sup> PHL	CLKAD	D	1.5	7.1	M:	8.1	1.5	6.7	M:	7.7	115
<sup>t</sup> PLH	CLKBA	А	1.5	6.3	4	7.2	1.5	5.8	4	6.8	ns
<sup>t</sup> PHL	CENDA	A	1.5	6.3		7.2	1.5	5.8		6.8	115
<sup>t</sup> PLH	LEAB	В	1.5	8.7		9.7	1.5	8.2		9.2	ns
<sup>t</sup> PHL	LEAD	D	1.5	6.5		6.9	1.5	6.2		6.7	115
<sup>t</sup> PLH	LEBA	А	1.5	× 7.8		9.2	1.5	× 7.4		8.4	ns
<sup>t</sup> PHL	LEDA	A	1.5	6		6.6	1.5	5.7		6.4	115
<sup>t</sup> PZH		B or A	1.5	8.4		9.6	1.5	7.9		8.7	-
<sup>t</sup> PZL	OEAB or OEBA	BUTA	1.5	8.4		9.6	1.5	7.9		8.7	ns
<sup>t</sup> PHZ	OEAB or OEBA	B or A	2.5	9.1		9.3	2.5	8.4		8.9	ns
<sup>t</sup> PLZ		BUIA	2.5	9.1		9.3	2.5	8.4		8.9	115

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

				SN54LV	T182512			SN74LV	T182512		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	= ۷ <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	= V <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	TCK		50		40		50		40		MHz
<sup>t</sup> PLH	тск↓	A or B	2.5	15		18	2.5	14		17	ns
<sup>t</sup> PHL	TCK↓	AUB	2.5	15		18	2.5	14		17	115
<sup>t</sup> PLH	тск↓	TDO	1	6	M	7	1	5.5	M	6.5	ns
<sup>t</sup> PHL	TCR	IDO	1.5	7	M	8	1.5	6.5	M	7.5	115
<sup>t</sup> PZH	тск↓	A or B	4	18	<sup>1</sup> U <sub>c</sub>	21	4	17	N.	20	ns
<sup>t</sup> PZL	TOR	AOIB	4	18		21	4	17		20	115
<sup>t</sup> PZH	тск↓	TDO	1	6		7	1	5.5		6.5	ns
<sup>t</sup> PZL	TCK↓	TDO	1.5	6		7	1.5	5.5		6.5	115
<sup>t</sup> PHZ	тск↓	A or B	4	<b>Q</b> 19		21	4	<b>Q</b> 18		20	ns
<sup>t</sup> PLZ		AUID	4	18		19.5	4	17		18.5	115
<sup>t</sup> PHZ	тск↓	TDO	1.5	7.5		9	1.5	7		8.5	ns
<sup>t</sup> PLZ		100	1.5	7.5		8.5	1.5	7		8	115





## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 14. Load Circuit and Voltage Waveforms





10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVT18512DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT18512	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

# TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT18512DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT18512DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated