
SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™
 Family
- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162240... WD PACKAGE SN74LVTH162240... DGG OR DL PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The 'LVTH162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V) V_{CC} operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS685F-MARCH 1997-REVISED NOVEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162240 is characterized for operation from –40°C to 85°C.

ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Dool of 1000	74LVTH162240DLRG4	
	CCOD DI	Reel of 1000	SN74LVTH162240DLR	L)/TU400040
400C to 050C	SSOP – DL	Tube of 25	74LVTH162240DLG4	- LVTH162240
-40°C to 85°C			SN74LVTH162240DL	
	TSSOP – DGG	Dool of 2000	74LVTH162240DGGRE4	- LVTH162240
	1330P - DGG	Reel of 2000	SN74LVTH162240DGGR	LV1H102240


Package drawings, standard packing quantities, thermal data, symbolization, and PCB guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 4-bit buffer)

INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	L
L	L	Н
Н	X	Z




LOGIC SYMBOL(1)



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range (2)	-0.5	7	V	
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾				V
Vo	Voltage range applied to any output in the high state (2	-0.5	V _{CC} + 0.5	V	
Io	Current into any output in the low state		30	mA	
Io	Current into any output in the high state (3)			30	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
0	Daglage thermal impedance (4)	DGG package		89	°C/W
θ_{JA}	Package thermal impedance (4)	DL package		94	°C/VV
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This current flows only when the output is in the high state and $V_O > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51.

SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

Recommended Operating Conditions⁽¹⁾

			SN54LVTH16	SN74LVTH			
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
V _I	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-12		-12	mA
l _{OL}	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _C	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ Product preview

SCBS685F-MARCH 1997-REVISED NOVEMBER 2006



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAD	4.METED	TE0	T CONDITIONS	SN5	4LVTH1622	240 ⁽¹⁾	SN74	LVTH1622	240	UNIT	
PAR	AMETER	IES	T CONDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNII	
V_{IK}		$V_{CC} = 2.7 V,$	$I_I = -18 \text{ mA}$			-1.2			-1.2	V	
V_{OH}		$V_{CC} = 3 V$,	I _{OH} = -12 mA	2			2			V	
V _{OL}		$V_{CC} = 3 V$,	I _{OL} = 12 mA			0.8			8.0	V	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
l _l	Control inputs	V _{CC} = 3.6 V,	V _I = V _{CC} or GND			±1			±1	μΑ	
	Data	V 26V	$V_I = V_{CC}$			1			1	·	
	inputs	$V_{CC} = 3.6 \text{ V}$	V _I = 0			-5			- 5		
I _{off}	$V_{CC} = 0$,		V_I or $V_O = 0$ to 4.5 V						±100	μΑ	
		V _{CC} = 3 V	V _I = 0.8 V	75			75				
I _{I(hold)}	Data	$v_{CC} = 3 \text{ V}$	V _I = 2 V	-75			-75			μΑ	
'I(noia)	inputs	V _{CC} = 3.6 V, ⁽³⁾	V _I = 0 to 3.6 V						500 -750	μ	
I _{OZH}		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5			5	μΑ	
I _{OZL}		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 \text{ V}$			- 5			– 5	μΑ	
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V_{C}	$_{0} = 0.5 \text{ V to 3 V},$			±100 ⁽⁴⁾			±100	μΑ	
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{C}	$_{0} = 0.5 \text{ V to 3 V},$			±100 ⁽⁴⁾			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
I_{CC}		$I_{O} = 0$,	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled	s disabled 0.19 0.		0.19					
ΔI _{CC} ⁽⁵⁾		V_{CC} = 3 V to 3.6 V, Other inputs at V_{CC}	One input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		$V_O = 3 \text{ V or } 0$			9			9		pF	

 ⁽¹⁾ Product preview
 (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 (3) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

⁽⁴⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽⁵⁾ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SNS	4LVTH	SN54LVTH162240 ⁽¹⁾					SN74LVTH162240				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 3.3 V \pm 0.3 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP ⁽²⁾	MAX	MIN	MAX			
t _{PLH}	Α	Y	1	4.2		5	1	2.5	4		4.6	20		
t _{PHL}	A	Ť	1	4.2		5	1	2.9	4		4.6	ns		
t _{PZH}	ŌĒ	Y	1	5		5.5	1	2.8	4.8		5.7	ns		
t _{PZL}	OL	Ť	1	4.9		5.1	1	2.8	4.7		4.9	113		
t _{PHZ}	ŌĒ	Y	1.9	4.9		5.4	2	3.5	4.7		5.2	20		
t _{PLZ}	OE	ī	1.9	4.7		4.8	2	3.4	4.5		4.5	ns		
t _{sk(LH)}									0.5		0.5	20		
t _{sk(HL)}									0.5		0.5	ns		

⁽¹⁾ Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH162240DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162240	Samples
SN74LVTH162240DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162240	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH162240DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVTH162240DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH162240DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVTH162240DLR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated