
SCBS692E-MAY 1997-REVISED NOVEMBER 2006

#### **FEATURES**

www.ti.com

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Design for 3.3-V Operation
   and Low Static-Power Dissipation
- Output Ports Have Equivalent 22- $\Omega$  Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### SN54LVTH162241... WD PACKAGE SN74LVTH162241... DGG OR DL PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (OE and  $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

## SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS692E-MAY 1997-REVISED NOVEMBER 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162241 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162241 is characterized for operation from –40°C to 85°C.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PAC	CKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 0500		Reel of 1000	74LVTH162241DLRG4	
	SSOP – DL	Reel of 1000	74LVTH162241DLR	
	330P - DL	Tube of 25	SN74LVTH162241DL	- LVTH162241
–40°C to 85°C		Tube 01 25	SN74LVTH162241DLG4	- LVIN102241
	TOCOD DOC	Deal of 2000	74LVTH162241DGGRE4	
	TSSOP – DGG	Reel of 2000	SN74LVTH162241DGGR	- -

#### **FUNCTION TABLES**

INP	INPUTS						
1 <del>0E</del> , 4 <del>0E</del>	1A, 4A	1Y, 4Y					
L	Н	Н					
L	L	L					
Н	X	Z					

INPL	INPUTS					
20E, 30E	2A, 3A	2Y, 3Y				
Н	Н	Н				
Н	L	L				
L	X	Z				




#### LOGIC SYMBOL(1) 1OE EN1 48 20E EN2 25 30E EN3 24 EN4 40E 2 47 1A1 1 1 ▽ 1Y1 46 3 1A2 1Y2 5 44 1A3 1Y3 43 6 1Y4 1A4 41 8 1 2 ▽ 2A1 2Y1 40 9 2Y2 2A2 38 11 2A3 2Y3 37 12 2A4 2Y4 36 13 1 3 ▽ 3Y1 3A1 35 14 3A2 3Y2 16 3A3 3Y3 32 17 3A4 3Y4 30 19 4A1 1 4 ▽ 4Y1 29 20 4A2 4Y2 22 27 4A3 4Y3 4Y4 4A4

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### **LOGIC DIAGRAM (POSITIVE LOGIC)**



## Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high	-0.5	7	V	
Vo	Voltage range applied to any output in the high	-0.5	V <sub>CC</sub> + 0.5	V	
Io	Current into any output in the low state		30	mA	
Io	Current into any output in the high state (3)		30	mA	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
0	Dooks as thermal impedance (4)	DGG package		89	°C/M
$\theta_{JA}$	Package thermal impedance (4)	DL package		94	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51.

## SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS692E-MAY 1997-REVISED NOVEMBER 2006

# **Recommended Operating Conditions**(1)

			SN54LVTH	1162241	SN74LVTH	162241	UNIT
			MIN MAX MIN MAX				UNIT
V <sub>CC</sub>	Supply voltage	Supply voltage				3.6	V
$V_{IH}$	High-level input voltage	2		2		V	
$V_{IL}$	Low-level input voltage		0.8		8.0	V	
$V_{I}$	Input voltage		5.5		5.5	V	
I <sub>OH</sub>	High-level output current			-12		-12	mA
I <sub>OL</sub>	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS692E-MAY 1997-REVISED NOVEMBER 2006



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	ADAMETED	TEST CO	CAUDITIONS	SN5	4LVTH162	241	SN7	4LVTH162	241	UNIT
P	ARAMETER	1551 CC	ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNII
$V_{IK}$		$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	
$V_{OH}$		V <sub>CC</sub> = 3 V,	$I_{OH} = -12 \text{ mA}$	2			2			V
V <sub>OL</sub>		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 12 mA			0.8			0.8	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_1 = 5.5 \text{ V}$			10			10	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
I <sub>I</sub>	Data inputs	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1			1	μΑ
	Data Inputs	v <sub>CC</sub> = 3.6 v	$V_I = 0$			<b>–</b> 5			-5	
I <sub>off</sub>	off $V_{CC} = 0$ ,		$V_I$ or $V_O = 0$ to 4.5 V			±100			±100	
		V 2.V	V <sub>I</sub> = 0.8 V	75			75			
I <sub>I(hold)</sub>	Data inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			
'I(noid)		V <sub>CC</sub> = 3.6 V, <sup>(2)</sup>	V <sub>I</sub> = 0 to 3.6 V						500 -750	
I <sub>OZH</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			<b>-</b> 5		-5		μΛ
I <sub>OZPU</sub>		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V, V}_{O} = 0$	= 0.5 V to 3 V,		:	±100 <sup>(3)</sup>			±100	
I <sub>OZPD</sub>		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = 0.5 OE = don't care	= 0.5 V to 3 V,		:	±100 <sup>(3)</sup>			±100	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19	
I <sub>CC</sub>		$I_0 = 0$	Outputs low			5			5	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	mA
$\Delta I_{CC}^{(4)}$ $V_{CC} = 3 \text{ V to } 3.6 \text{ V, On}$ Other inputs at $V_{CC}$ or		ne input at V <sub>CC</sub> – 0.6 V, r GND			0.2			0.2		
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0			4			4		
Co		V <sub>O</sub> = 3 V or 0			9			9		pF

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>(2)</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>(3)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>(4)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.



WITH 3-STATE OUTPUTS

SCBS692E-MAY 1997-REVISED NOVEMBER 2006

### **Switching Characteristics**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			S	N54LVT	H162241							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	А	Υ	1.3	4.3		4.9	1.4	3	4.1		4.7	no
t <sub>PHL</sub>		Ť	1.3	4.3		4.9	1.4	2.4	4.1		4.7	ns
t <sub>PZH</sub>	OE or OE	Υ	1.1	5.2		5.9	1.2	3.5	4.9		5.7	ns
t <sub>PZL</sub>	OE OI OE	Y	1.4	5		5.4	1.5	3.5	4.8		5.2	115
t <sub>PHZ</sub>	OE or OE	V	1.9	5.5		6.2	2	3.7	5.3		5.9	
t <sub>PLZ</sub>	OE of OE	Y	1.9	5.2		5.7	2	3.6	4.9		5.4	ns
t <sub>sk(LH)</sub>									0.5		0.5	
t <sub>sk(HL)</sub>									0.5		0.5	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH162241DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162241	Samples
SN74LVTH162241DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162241	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Mar-2017

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH162241DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVTH162241DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 11-Mar-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH162241DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVTH162241DLR	SSOP	DL	48	1000	367.0	367.0	55.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated