

SN54LVTH16241 . . . WD PACKAGE

#### FEATURES

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed  $V_{\text{CC}}$  and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

### DESCRIPTION/ORDERING INFORMATION

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (OE and  $\overline{OE}$ ) inputs.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		Reel of 1000	74LVTH16241DLRG4			
		Reel of 1000	SN74LVTH16241DLR			
	SSOP – DL	T 1 ( 05	SN74LVTH16241DL	LVTH16241		
–40°C to 85°C		Tube of 25	SN74LVTH16241DLG4			
		Deal of 2000	74LVTH16241DGGRE4	1.)/TL/400.44		
	TSSOP – DGG	Reel of 2000	SN74LVTH16241DGGR	LVTH16241		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SN74LVTH16241	TOP VI		R DL PACKAGE
1 <u>0</u>		48	] 20E
1Y1	2	47	] 1A1
1Y2 [	3	46	] 1A2
GND [	4	45	] GND
1Y3 [	5	44	] 1A3
1Y4 [	6	43	] 1A4
V <sub>cc</sub> [	7	42	] V <sub>cc</sub>
2Y1	8	41	] 2A1
2Y2 [	9	40	] 2A2
GND [	10	39	] GND
2Y3 [	11	38	] 2A3
2Y4 [	12	37	] 2A4
3Y1[	13	36	] 3A1
3Y2 [	14	35	] 3A2
GND [	15	34	] GND
3Y3 [	16	33	] 3A3
3Y4 [	17	32	] 3A4
V <sub>cc</sub> [	18	31	] V <sub>cc</sub>
4Y1	19	30	] 4A1
4Y2 [	20	29	] 4A2
GND [	21	28	] GND
4Y3 [	22	27	] 4A3
4Y4 [	23	26	] 4A4
4 <u>0</u> [	24	25	] 30E



SCBS693D-MAY 1997-REVISED NOVEMBER 2006

### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16241 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH16241 is characterized for operation from -40°C to 85°C.

INPU	ITS	OUTPUTS			
1 <u>0E</u> , 4 <u>0E</u>	1A, 4A	1Y, 4Y			
L	Н	Н			
L	L	L			
Н	Х	Z			

#### FUNCTION TABLES


INPU	INPUTS						
20E, 30E	2A, 3A	2Y, 3Y					
н	Н	Н					
н	L	L					
L	Х	Z					





	-		• • • •			
1 <del>0E</del>	1	EN1				
20E	48	EN2				
30E	25	EN3				
	24	EN4				
40E						
1A1	47		1	1 🗸	2	1Y
1A2	46		1	1 V	3	1Y
	44				5	
1A3	43				6	1Y
1 <b>A</b> 4	41				8	1Y
2A1	40		1	2 ▽	9	2Y
2A2	38				11	2Y
2A3	37				12	2Y
2A4	36				13	2Y
3A1	35		1	3 🗸	14	3γ
3A2	33				14	3Y
3A3						3γ
3A4	32					3γ
4A1	30	-	1	4 ▽		4Y
4A2	29	-				4Y
4A3	27				22	4Y
4A4	26	<u> </u>			23	4Y
						•••


A. This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### SN54LVTH16241, SN74LVTH16241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS693D-MAY 1997-REVISED NOVEMBER 2006









### LOGIC DIAGRAM (POSITIVE LOGIC)

SCBS693D-MAY 1997-REVISED NOVEMBER 2006

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V		
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V		
Vo	Voltage range applied to any output in the high	-impedance or power-off state <sup>(2)</sup>	-0.5	7	V		
Vo	Voltage range applied to any output in the high	state <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V		
	Current into any output in the low state	SN54LVTH16241		96	~ ^		
1 <sub>0</sub>	Current into any output in the low state	SN74LVTH16241		128	mA		
	Current into any output in the high state (3)	SN54LVTH16241		48			
1 <sub>0</sub>	Current into any output in the high state <sup>(3)</sup>	SN74LVTH16241		64	mA		
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA		
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA		
0	De altre ste éléctrica l'inter e de se a (4)	DGG package		89	0000		
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		94	°C/W		
T <sub>stg</sub>	Storage temperature range	torage temperature range					

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3) This current flows only when the output is in the high state and  $V_0 > V_{CC}$ . (4) The package thermal impedance is calculated in accordance with JESD 51.

## Recommended Operating Conditions<sup>(1)</sup>

				SN54LVTH	16241 <sup>(2)</sup>	SN74LVTH	16241	UNIT
				MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage			2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V		
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		5.5		5.5	V		
I <sub>OH</sub>	High-level output current				-24		-32	mA
I <sub>OL</sub>	Low-level output current				48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate			200		200		μs/V
T <sub>A</sub>	Operating free-air temperature			-55	125	-40	85	°C

All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Preview (2)

SCBS693D-MAY 1997-REVISED NOVEMBER 2006

#### **Electrical Characteristics**

over recemmended operating free-air temperature range (unless otherwise noted)

		TEAT OF		SN54L	VTH16241 <sup>(1)</sup>	SN74L	VTH16241		
PA	RAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>(2)</sup> MAX	MIN	TYP <sup>(2)</sup> MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA		-1.2		-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = −100 μA	$V_{CC} - 0.2$		V <sub>CC</sub> – 0.2			
V		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> =8 mA	2.4		2.4		v	
V <sub>OH</sub>		$V_{CC} = 3 V$	I <sub>OH</sub> = -24 mA	2				V	
		$v_{\rm CC} = 3 v$	I <sub>OH</sub> = -32 mA			2			
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA		0.2		0.2		
l	V <sub>CC</sub> = 2.7 V		I <sub>OL</sub> = 24 mA		0.5		0.5		
V			I <sub>OL</sub> = 16 mA		0.4		0.4	v	
V <sub>OL</sub>		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA		0.5		0.5	v	
		$v_{CC} = 3 v$	I <sub>OL</sub> = 48 mA		0.55				
1			I <sub>OL</sub> = 64 mA			0.55			
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		10		10		
I,	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		±1		±1		
'	Doto inputo	N 26N	$V_{I} = V_{CC}$		1		1		
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_{I} = 0$		-5		-5		
I <sub>off</sub>		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		±100		±100	μA	
		$V_{CC} = 3 V$	V <sub>I</sub> = 0.8 V	75		75			
I <sub>I(hold)</sub>	Data inputs	$v_{\rm CC} = 3 v$	V <sub>I</sub> = 2 V	-75		-75		μA	
"I(noia)	Data inputo	$V_{CC} = 3.6 V^{(3)},$	V <sub>I</sub> = 0 to 3.6 V			500 -750			
I <sub>OZH</sub>		V <sub>CC</sub> = 3.6 V,	$V_0 = 3 V$		5		5	μΑ	
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	$V_0 = 0.5 V$		-5		-5	μΑ	
I <sub>OZPU</sub>		$V_{CC} = 0$ to 1.5 V, $V_0 = OE/OE = don't care$	= 0.5 V to 3 V,		±100 <sup>(4)</sup>		±100	μΑ	
I <sub>OZPD</sub>		$V_{CC} = 1.5 V \text{ to } 0, V_O = OE/OE = don't care$	= 0.5 V to 3 V,		±100 <sup>(4)</sup>		±100	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.19		0.19		
I <sub>CC</sub>		$I_{O} = 0,$	Outputs low		5		5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.19		0.19	1	
$\Delta I_{CC}^{(5)}$		$V_{CC} = 3 V \text{ to } 3.6 V, \text{ Or}$ Other inputs at $V_{CC}$ or	ne input at V <sub>CC</sub> – 0.6 V, GND		0.2		0.2	mA	
Ci		$V_{I} = 3 V \text{ or } 0$			4		4	pF	
				1					

 $C_{o}$ 

 $V_0 = 3 V \text{ or } 0$ 

 Product Preview
 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

9

9

pF

(4) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



SCBS693D-MAY 1997-REVISED NOVEMBER 2006

# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


	FROM	то	SN	154LVTH	116241 <sup>(1</sup>	SN74LVTH16241						
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	TYP <sup>(2)</sup>	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	٨	v	1.1	3.7		4	1.2	2.6	3.5		3.8	
t <sub>PHL</sub>	A	ř	1.1	3.7		4	1.2	2.2	3.5		3.8	ns
t <sub>PZH</sub>		×	1.1	4.7		5.3	1.2	3.2	4.5		5.1	
t <sub>PZL</sub>	OE or OE	ř	1.1	4.7		5.2	1.2	3.2	4.5		4.9	ns
t <sub>PHZ</sub>		v	1.9	5.5		6.1	2	3.7	5.3		5.9	
t <sub>PLZ</sub>	OE or OE	Ŷ	1.9	5.2		5.7	2	3.4	4.9		5.4	ns
t <sub>sk(LH)</sub>									0.5		0.5	
t <sub>sk(HL)</sub>									0.5		0.5	ns

(1) Product Preview (2) All typical values are at V\_{CC} = 3.3 V, T\_A = 25^{\circ}C.

SCBS693D-MAY 1997-REVISED NOVEMBER 2006



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5 ns$ ,  $t_f \leq 2.5 ns$ .

D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH16241DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16241	Samples
SN74LVTH16241DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16241	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16241DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16241DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVTH16241DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated