SCBS699D - JULY 1997 - REVISED APRIL 1999

 Members of the Texas Instruments Widebus[™] Family 	SN54LVTH16543 WD PACKAGE SN74LVTH16543 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	$1 \overline{OEAB} \begin{bmatrix} 1 & 56 \end{bmatrix} 1 \overline{OEBA}$ $1 \overline{IEAB} \begin{bmatrix} 2 & 55 \end{bmatrix} 1 \overline{IEBA}$ $1 \overline{CEAB} \begin{bmatrix} 3 & 54 \end{bmatrix} 1 \overline{CEBA}$
 Support Mixed-Mode Signal Operation (5-V	GND [] 4 53] GND
Input and Output Voltages With 3.3-V V _{CC})	1A1 [] 5 52] 1B1
 Support Unregulated Battery Operation	1A2 [6 51] 1B2
Down to 2.7 V	V _{CC} [7 50] V _{CC}
 I_{off} and Power-Up 3-State Support Hot	1A3 [] 8 49 [] 1B3
Insertion	1A4 [] 9 48 [] 1B4
 Bus Hold on Data Inputs Eliminates the	1A5 [] 10 47 [] 1B5
Need for External Pullup/Pulldown	GND [] 11 46 [] GND
Resistors	1A6 [] 12 45 [] 1B6
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1A7 [13 44] 1B7 1A8 [14 43] 1B8 2A1 [15 42] 2B1
 Distributed V_{CC} and GND Pin Configuration	2A2 [16 41] 2B2
Minimizes High-Speed Switching Noise	2A3 [17 40] 2B3
 Flow-Through Architecture Optimizes PCB	GND [] 18 39 [] GND
Layout	2A4 [] 19 38 [] 2B4
 Latch-Up Performance Exceeds 500 mA Per	2A5 [] 20 37]] 2B5
JESD 17	2A6 [] 21 36 [] 2B6
 ESD Protection Exceeds 2000 V Per	V _{CC} [22 35] V _{CC}
MIL-STD-883, Method 3015; Exceeds 200 V	2A7 [23 34] 2B7
Using Machine Model (C = 200 pF, R = 0)	2A8 [24 33] 2B8
 Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package 	GND 25 32 GND 2CEAB 26 31 2CEBA 2LEAB 27 30 2LEBA 2OEAB 28 29 2OEBA

description

The 'LVTH16543 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

Using 25-mil Center-to-Center Spacings

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

description (continued)

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16543 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16543 is characterized for operation from -40° C to 85° C.

	-	CTION TAE									
CEAB	LEAB	OEAB	Α	В							
Н	Х	Х	Х	Z							
X	Х	Н	Х	Z							
L	Н	L	Х	в ₀ ‡							
L	L	L	L	L							
L	L	L	Н	Н							

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

[‡]Output level before the indicated steady-state input conditions were established



SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D – JULY 1997 – REVISED APRIL 1999

logic symbol[†]


10EBA	56		1EN3				
1CEBA	54		G1				
1LEBA	55		1C5				
1 <mark>0EAB</mark>	1		2EN4				
1CEAB	3		G2				
1LEAB	2		2C6				
	29		7EN9				
20EBA	31		G7				
2CEBA	30						
2LEBA	28	 N	7C11				
2OEAB	26	,	8EN10				
2CEAB	27		G8				
2LEAB		LS	8C12	لے ا			
1A1	5	• •	∀3	5D		52	1B1
			6D	4 ▽			
1A2	6			, ,		51	1B2
1A2 1A3	8					49	1B2
	9					48	
1A4	10					47	1B4
1A5	12					45	1B5
1A6	13	~			~	44	1B6
1A7	14				~	43	1B7
1A8	15				~	42	1B8
2A1	-10	• •	∇9	11D		74	2B1
			12D	10▽			
2A2	16				-+	41	2B2
2A3	17				+	40	2B3
2A4	19	- +				38	2B4
2A5	20					37	2B5
2A3 2A6	21					36	
	23					34	2B6
2A7							2B7
2A8	24					33	2B8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS699D - JULY 1997 - REVISED APRIL 1999

logic diagram (positive logic)



To Seven Other Channels



SCBS699D - JULY 1997 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high state, V _O (see Note 1)	
Current into any output in the low state, I _O : SN54LVTH16543	
SN74LVTH16543	
Current into any output in the high state, I _O (see Note 2): SN54LVTH16543	48 mA
SN74LVTH16543	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTH	116543	SN74LVTI	H16543	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	Ņ	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		4	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS699D - JULY 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	RAMETER	TEST		SN5	4LVTH16	6543	SN74	LVTH16	6543	UNIT
PAI	RAMETER	TESTC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 2.7 V,	lı = -18 mA			-1.2			-1.2	V
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} –0	.2		V _{CC} -0.	2		
Varia		V _{CC} = 2.7 V,	IOH = -8 mA	2.4			2.4			V
VOH		$V_{CC} = 3 V$	I _{OH} = -24 mA	2						v
		vCC = 2 v	I _{OH} = -32 mA				2			
			I _{OL} = 100 μA			0.2			0.2	
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5	
Va			I _{OL} = 16 mA	DL = 16 mA 0.4					0.4	V
VOL	V _{CC} = 3 V		I _{OL} = 32 mA			0.5			0.5	V
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			<u>\$</u> ±1			±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
lı		VI = 5.5 V		E.	20			20	μA	
		V _{CC} = 3.6 V	$V_{I} = V_{CC}$		5	1			1	
			V _I = 0	_5			-5			
loff	-	$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5 V		0				±100	μA
		No. 0. V	VI = 0.8 V	75	2		75			
ll(hold)	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA
		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
ICC		$I_{O} = 0,$	Outputs low			5	5		mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
∆ICC¶		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or	ie input at V _{CC} – 0.6 V, GND			0.2			0.2	mA
Ci		VI = 3 V or 0			4			4		pF
C _{io}		V _O = 3 V or 0			10			10		pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused pins at V_{CC} or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS699D - JULY 1997 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				5	SN54LV	TH16543		S	SN74LV	TH16543		
				= ۷ _{CC} ± 0.:		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3		V _{CC} =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	t _w Pulse duration, LEAB or LEBA low					3.3		3.3		3.3		ns
		A or B before	Data high	0.5		0.5		0.5		0.5		
l .	LE	LEAB↑ or LEBA↑	Data low	0.8		1.3		0.8		1.3		ns
t _{su}	Setup time	A or B before	Data high	0		× 0		0		0		115
		CEAB↑ or CEBA↑	Data low	0.6		1.1		0.6		1.1		
		A or B after	Data high	1.5	5	0.7		1.5		0.7		
L.	Hold time	LEAB↑ or LEBA↑	Data low	1.2	0	1.3		1.2		1.3		
t _h	A or B	A or B after	Data high	1.7	2	0.9		1.7		0.9		ns
		CEAB↑ or CEBA↑	Data low	1.6		1.8		1.6		1.8		


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			5	SN54LV	FH16543			SN74				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	= ۷ _{CC} ± 0.		V _{CC} =	2.7 V		C = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.1	3.4		3.9	1.2	2.3	3.2		3.7	ns
^t PHL	AUB	BOIA	1.1	3.4		3.9	1.2	2.1	3.2		3.7	115
^t PLH	LE	A or B	1.2	4.1		5.1	1.3	2.5	3.9		4.9	ns
^t PHL	LE	AUB	1.2	4.1	1 <i>5</i> 1	5.1	1.3	2.3	3.9		4.9	115
^t PZH	OE	A or B	1.2	4.5	17	5.6	1.3	2.8	4.3		5.4	ns
^t PZL	ÛE	AUB	1.2	4.5	łq	5.6	1.3	2.8	4.3		5.4	115
^t PHZ	OE	A or B	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
^t PLZ	UE	AUB	1.9	4.6		4.7	2	3.3	4.4		4.5	115
^t PZH	CE	A or B	1.2	4.7		5.8	1.3	3	4.5		5.6	ns
^t PZL	CE	AUB	1.2	4.7		5.8	1.3	3	4.5		5.6	115
^t PHZ	CE	A or B	1.9	5.1		5.6	2	3.6	4.9		5.4	ns
^t PLZ	CE	AUB	1.9	4.9		5.1	2	3.5	4.7		4.9	115

[†] All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$.



SCBS699D - JULY 1997 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input puises are supplied by generators naving the toilowing characteristics: $PK \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, 20 = 50.02, $t_f \le 2.5$ ns, $t_f \le 10$ MHz, $t_f \le 10$ MHz,
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LVTH16543DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16543	Samples
SN74LVTH16543DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16543	Samples
SN74LVTH16543DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16543	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16543 :

• Enhanced Product : SN74LVTH16543-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16543DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVTH16543DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16543DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74LVTH16543DLR	SSOP	DL	56	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVTH16543DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated