SCBS713C - MARCH 1998 - REVISED APRIL 1999

 Members of the Texas Instruments Widebus[™] Family 	SN54LVTH16835 WD PACKAGE SN74LVTH16835 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	NC [1 56] GND NC [2 55] NC Y1 [3 54] A1
 Support Mixed-Mode Signal Operation	GND [] 4 53]] GND
(5-V Input and Output Voltages With	Y2 [] 5 52]] A2
3.3-V V _{CC})	Y3 [] 6 51 [] A3
 Support Unregulated Battery Operation	V _{CC} [] 7 50 [] V _{CC}
Down to 2.7 V	Y4 [] 8 49 [] A4
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	Y5 [] 9 48 [] A5 Y6 [] 10 47 [] A6 GND [] 11 46 [] GND
 I_{off} and Power-Up 3-State Support Hot	Y7 [] 12 45]] A7
Insertion	Y8 [] 13 44 [] A8
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	Y9 🛛 14 43 🗍 A9 Y10 🖸 15 42 🗍 A10
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	Y11 [] 16 41 [] A11 Y12 [] 17 40 [] A12 GND [] 18 39 [] GND
 Flow-Through Architecture Optimizes PCB	Y13 [] 19 38 [] A13
Layout	Y14 [] 20 37 [] A14
 Latch-Up Performance Exceeds 500 mA Per	Y15 [] 21 36 [] A15
JESD 17	V _{CC} [] 22 35 [] V _{CC}
 ESD Protection Exceeds 2000 V Per	Y16 [] 23 34 [] A16
MIL-STD-883, Method 3015; Exceeds 200 V	Y17 [] 24 33 [] A17
Using Machine Model (C = 200 pF, R = 0)	GND [] 25 32 [] GND
 Package Options Include Plastic Shrink	Y18 [] 26 31 [] A18
Small-Outline (DL) and Thin Shrink	OE [] 27 30] CLK
Small-Outline (DGG) Packages and 380-mil	LE [] 28 29] GND
Fine-Pitch Ceramic Flat (WD) Package	NC – No internal connection

description

The 'LVTH16835 devices are 18-bit universal bus drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. These devices operate in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of the clock. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

Using 25-mil Center-to-Center Spacings

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

description (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16835 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16835 is characterized for operation from -40° C to 85° C.

	I ONOTION TABLE												
	INPUTS												
OE	LE	CLK	Α	Y									
Н	Х	Х	Х	Z									
L	Н	Х	L	L									
L	Н	Х	Н	н									
L	L	\uparrow	L	L									
L	L	\uparrow	Н	н									
L	L	Н	Х	Y0 [†] Y0 [‡]									
L	L	L	Х	Y0‡									

FUNCTION TABLE


[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

[‡]Output level before the indicated steady-state input conditions were established




SCBS713C - MARCH 1998 - REVISED APRIL 1999

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS713C - MARCH 1998 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	5 V to 7 V
Voltage range applied to any output in the high state, V_{O} (see Note 1)0.5 V to V_{O}	
Current into any output in the low state, IO: SN54LVTH16835	. 96 mA
SN74LVTH16835	. 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16835	
SN74LVTH16835	. 64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DL package	. 74°C/W
Storage temperature range, T _{stg} 65°C	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTI	H16835	SN74LVTI	H16835	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	N	2		V	
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage	4	5.5		5.5	V	
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	202	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS713C - MARCH 1998 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI		TERTO		SN5	4LVTH16	835	SN74	LVTH16	6835	UNIT		
PAI	RAMETER	TESTC	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT		
VIK		V _{CC} = 2.7 V,	lı = -18 mA			-1.2			-1.2	V		
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0.	2				
\/		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4			2.4			V		
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						V		
		vCC = 2 v	I _{OH} = -32 mA				2					
			I _{OL} = 100 μA			0.2			0.2			
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5			
Va			I _{OL} = 16 mA			0.4			0.4	V		
VOL		$\lambda = 2 \lambda$	I _{OL} = 32 mA			0.5			0.5	v		
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55						
			I _{OL} = 64 mA						0.55			
	Control inputo	V _{CC} = 0 or 3.6 V,	VI = 5.5 V			10			10			
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			<u>\$</u> ±1			±1			
lj –	A inputs	V _{CC} = 3.6 V	$V_{I} = V_{CC}$		A.	1			1	μΑ		
			V _I = 5.5 V		A.	10			10			
			$V_{I} = 0$		5	-5			-5			
loff		$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5 V	4	20				±100	μA		
		$\lambda = -2\lambda$	V _I = 0.8 V	75 75								
l _{l(hold)}	A inputs	V _{CC} = 3 V	V _I = 2 V	-75			-75			μA		
. ,		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						±500			
IOZH		V _{CC} = 3.6 V,	$V_{O} = 3 V$			5			5	μA		
IOZL		V _{CC} = 3.6 V,	$V_{O} = 0.5 V$			-5			-5	μA		
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μΑ		
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μΑ		
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19			
ICC		$I_{O} = 0,$	Outputs low			5			5	mA		
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			0.19			0.19			
7lCC§		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or	ie input at V _{CC} – 0.6 V, GND			0.2			0.2	mA		
Ci		VI = 3 V or 0			3.5			3.5		pF		
Co		V _O = 3 V or 0			9			9		pF		

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS713C - MARCH 1998 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				5	SN54LV	FH16835		S	SN74LV	FH16835			
				V _{CC} = ± 0.3		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3		V _{CC} =	2.7 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency				150		150		150		150	MHz	
+	tw Pulse duration			3.3		3.3		3.3		3.3		ns	
tw	Fuise duration	CLK high or low	CLK high or low			3.3		3.3		3.3		115	
		Data before CLK↑		2.2		2.5		2.1		2.4			
t _{su}	Setup time	Data before LE↓	CLK high	2.5	Č,	1.7		2.3		1.5		ns	
			CLK low	1.5	201	0.5		1.5		0.5			
+.	Data after CLK1			1	A.	0		1		0		ns	
th	Hold time	Data after LE \downarrow		0.8		0.8		0.8		0.8		115	


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			5	SN54LV	TH16835			SN74	LVTH1	6835						
PARAMETER	FROM (INPUT)	-	-	-	-	TO (OUTPUT)	V _{CC} = ± 0.		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		V	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX					
f _{max}			150		150		150			150		MHz				
^t PLH	А	Y	1.2	3.9		4.3	1.3	2.6	3.7		4	ns				
^t PHL	A	I	1.2	3.9	M	4.3	1.3	2.4	3.7		4	115				
^t PLH	LE	Y	1.4	5.3	M	5.9	1.5	3.2	5.1		5.7	ns				
^t PHL	LE	I	1.4	5.3	4	5.9	1.5	3.3	5.1		5.7	115				
^t PLH	CLK	Y	1.4	5.3	1.	5.9	1.5	3.5	5.1		5.7	ns				
^t PHL	CLK	I	1.4	5.3		5.9	1.5	3.4	5.1		5.7	115				
^t PZH	OE	Y	1.2	05		5.9	1.3	2.9	4.6		5.5	20				
^t PZL	UE	Y	1.2	Q 5		5.9	1.3	3	4.6		5.5	ns				
^t PHZ	OE	Y	1.6	6		6.5	1.7	4.2	5.8		6.3	ns				
^t PLZ	UE	ſ	1.6	6		6.5	1.7	3.7	5.8		6.3	115				

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS713C - MARCH 1998 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH16835DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

w

(mm)

24.0

Pin1


Quadrant

Q1

www.ti.com

Texas Instruments


TAPE AND REEL INFORMATION



SN74LVTH16835DGGR

TSSOP

DGG



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

24.4

8.6

15.6

1.8

12.0

P1 (mm)
) n

2000

56

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated