
SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- I_{off} and Power-Up 3-State Support Hot Insertion

SN54LVTH652...JT OR W PACKAGE SN74LVTH652...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)

> 24 🛛 V_{CC} CLKAB [23 SAB 2 CLKBA OEAB 22 SBA 13 21 OEBA A1 4 A2 5 20 B1 6 19 B2 A3 18 🛛 B3 17 A4 A5 8 17 B4 9 16 🛛 B5 A6 10 15 🛛 B6 A7 14 🛛 B7 A8 11 13 🛛 B8 12 GND

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



NC - No internal connection

description/ordering information

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH652DW	
	SOIC – DW	Tape and reel	SN74LVTH652DWR	LVTH652
–40°C to 85°C	SOP – NS	Tape and reel	SN74LVTH652NSR	LVTH652
	SSOP – DB	Tape and reel	SN74LVTH652DBR	LXH652
		Tube	SN74LVTH652PW	
	TSSOP – PW	Tape and reel	SN74LVTH652PWR	LXH652
	TVSOP – DGV	Tape and reel	SN74LVTH652DGVR	LXH652
	CDIP – JT	Tube	SNJ54LVTH652JT	SNJ54LVTH652JT
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH652W	SNJ54LVTH652W
	LCCC – FK	Tube	SNJ54LVTH652FK	SNJ54LVTH652FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

description/ordering information (continued)

The 'LVTH652 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH652 devices.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

						I UNCTION TABLE		
		INPU	TS			DAT	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	Н	\uparrow	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
н	Н	\uparrow	\uparrow	χ‡	Х	Input	Output	Store A in both registers
L	Х	H or L	Ŷ	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

FUNCTION TABLE


[†] The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003




Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

Figure 1. Bus-Management Functions



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_CC $\ldots \ldots $	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)–0.5 V to 7 V	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1) -0.5 V to 7 V	
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V	state, V_O (see Note 1)
Current into any output in the low state, I _O : SN54LVTH652	64LVTH652 96 mA
SN74LVTH652) 128 mA	'4LVTH652) 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH652 8 mA	Note 2): SN54LVTH652 8 mA
SN74LVTH652 64 mA	
Input clamp current, I_{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DGV package	
DW package	
NS package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LV	TH652	SN74LV	TH652	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
IOH	High-level output current		6	-24		-32	mA
IOL	Low-level output current		na	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	40	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	652	SN	4LVTH6	52	
PAF	RAMETER	TEST C	ONDITIONS	MIN	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	MAX	UNIT			
Vік		V _{CC} = 2.7 V,	lj = –18 mA			TYP1 MAX MIN TYP1 -1.2 $V_{CC}-0.2$ 2.4 2 2.4 2 0.2 2 0.2 0.5 0.4 0.5 0.4 0.5 0.55 0.55 0.55 0.55 0.55 0.55 0.55 10 200 100 20 100 0.55 10 200 100 200 1000^{*} -75 100 -75 -75 100^{*} 100^{*} 100^{*} 100^{*} 0.19 0.19	-1.2	V		
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0.	2		
.,		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			.,
VOH			I _{OH} = -24 mA	2						V
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2			
			I _{OL} = 100 μA			0.2			0.2	
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5	
			I _{OL} = 16 mA			0.4			0.4	V
V _{OL}		$\lambda = -2\lambda $	I _{OL} = 32 mA			0.5			0.5	V
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA			Ņ			0.55	
	Control inputo	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	
	Control Inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V		S.	10			10	
lj –	Control inputs $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ A or B ports‡ $V_{CC} = 3.6 \text{ V}$	V _I = 5.5 V		1	20			20	μA	
	A or B ports‡	V _{CC} = 3.6 V	$V_I = V_{CC}$		2	1			1	
			V _I = 0		5	-5			-5	
l _{off}		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V	9					±100	μA
			V _I = 0.8 V	75			75			
ll(hold)	A or B ports	V _{CC} = 3 V	V _I = 2 V	-75			-75			μA
		V _{CC} = 3.6 V§	$V_{I} = 0$ to 3.6 V						±500	
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_{O} = OE/OE = don't care$	0.5 to 3 V,			±100*			±100	μA
IOZPD		$V_{CC} = 1.5 V \text{ to } 0, V_{O} = OE/OE = \text{don't care}$	0.5 to 3 V,			±100*			±100	μA
			Outputs high			0.19			0.19	
ICC		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			5			5	mA
			Outputs disabled			0.19			0.19	
∆ICC¶		$V_{CC} = 3 V$ to 3.6 V, One Other inputs at V_{CC} or 0				0.2			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
Cio		V _O = 3 V or 0			9			9		pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

 \ddagger Unused terminals at V_{CC} or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54L\	/TH652			SN74L\	/TH652		
			×CC = ± 0.3		V _{CC} =	2.7 V	= V _{CC} ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
tw	Pulse duration, CLK high or low		3.3	4	3.3		3.3		3.3		ns
	Setup time,	tup time, Data high		205	1.6		1.2		1.5		
t _{su}	A or B before CLKAB [↑] or CLKBA [↑] Data low		1.9	5,5,	2.6		1.6		2.2		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑		1.2		1.2		0.8		0.8		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


				SN54L\	/TH652			SN7	4LVTH	652		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.		V _{CC} =	2.7 V	V	CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1.7	5		5.9	1.8	3.1	4.7		5.6	~~
^t PHL	CLKAB	A or B	1.7	5		5.9	1.8	3.1	4.7		5.6	ns
^t PLH	A or B	B or A	1.2	3.7		4.3	1.3	2.3	3.5		4.1	~~
^t PHL	AOLP	BOIA	1.2	3.7	Mi	4.3	1.3	2.4	3.5		4.1	ns
^t PLH	SBA or SAB‡	A	1.4	5.2	1	6.3	1.5	3.1	4.9		6	
^t PHL	SBA OF SAB+	A or B	1.4	5.2	140	6.3	1.5	3.4	4.9		6	ns
^t PZH	OEBA	•	1	5.4	1	6.7	1.1	2.9	5.2		6.5	
^t PZL	OEBA	A	1	5.4		6.7	1.1	3.1	5.2		6.5	ns
^t PHZ	OEBA	^	2.2	5.9		6.5	2.3	3.5	5.5		6.1	~~
^t PLZ	OEBA	A	2.2	× 5.9		6.3	2.3	3.7	5.5		5.9	ns
^t PZH	OEAB	В	1.2	4.9		5.9	1.3	3	4.7		5.7	~~~
^t PZL	UEAB	В	1.2	4.9		5.9	1.3	3.3	4.7		5.7	ns
^t PHZ	OEAB	В	1.4	5.8		7	1.5	3.6	5.6		6.7	00
^t PLZ	OLAB	0	1.4	5.9		6.6	1.5	3.7	5.6		6.3	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡]These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVTH652DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH652	Samples
SN74LVTH652PW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH652	Samples
SN74LVTH652PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH652	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TEXAS

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH652PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH652PWR	TSSOP	PW	24	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVTH652DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVTH652PW	PW	TSSOP	24	60	530	10.2	3600	3.5

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated