







SN65LBC172A, SN75LBC172A

SLLS447D - OCTOBER 2000 - REVISED APRIL 2024

SN65LBC172A, SN75LBC172A Quadruple RS-485 Differential Line Drivers

1 Features

- Designed for TIA/EIA-485, TIA/EIA-422, and ISO 8482 applications
- Signaling Rates[†] up to 30Mbps
- Propagation delay times <11 ns
- Low standby power consumption 1.5mA max
- Output ESD protection 12 kV
- Driver positive- and negative-current limiting
- Power-up and power-down glitch-free for live insertion applications
- Thermal shutdown protection
- Industry standard pin-out, compatible with SN75172, AM26LS31, DS96172, LTC486, and MAX3045

2 Applications

- Motor drives
- Factory automation and control

3 Description

SN65LBC172A SN75LBC172A The and quadruple differential line drivers with 3-state outputs. designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 applications.

These devices are optimized for balanced multipoint bus transmission at signaling rates up to 30 million bits per second. The transmission media may be

printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

Each driver features current limiting and thermalshutdown circuitry making it suitable for high-speed mulitpoint data transmission applications in noisy environments. These devices are designed using LinBiCMOS, facilitating low power consumption and robustness.


The G and \overline{G} inputs provide driver enable control using either positive or negative logic. When disabled or powered off, the driver outputs present a highimpedance to the bus for reduced system loading.

The SN75LBC172A is characterized for operation over the temperature range of 0°C to 70°C. The SN65LBC172A is characterized over the temperature range from -40°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
0.1051.50.450.4	SOIC (DW, 16)	10.3mm × 10.3mm
SN65LBC172A SN75LBC172A	SOIC (DW, 20)	12.8mm × 10.3mm
	PDIP (N, 16)	19.3mm × 9.4mm

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.



2Z **3Y** 18

Logic Diagram (Positive Logic)

[†] The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



Table of Contents

1 Features1	7 Detailed Description13
2 Applications1	•
3 Description1	8 Application and Implementation14
4 Pin Configuration and Functions3	8.1 Application Information14
5 Specifications4	9 Device and Documentation Support15
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings	
5.3 Dissipation Rating Table4	
5.4 Recommended Operating Conditions4	
5.5 Thermal Information5	9.5 Electrostatic Discharge Caution15
5.6 Electrical Characteristics5	
5.7 Switching Characteristics6	10 Revision History15
5.8 Typical Characteristics7	
6 Parameter Measurement Information8	Information15



4 Pin Configuration and Functions




Figure 4-1. N Package (Top View)

Figure 4-2. 16-DW Package (Top View)




Figure 4-3. 20-DW Package (Top View)



5 Specifications

5.1 Absolute Maximum Ratings

See Note (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.3	6	V
Vo	Output voltage range	at any bus (steady state)	-10	15	V
Vo	Output voltage range	at any bus (transient pulse through 100Ω , see Figure 6-8)	-30	30	V
VI	Input voltage range	at any A, G, or \overline{G} terminal	-0.5	V _{CC} + 0.5	V
T _{stg}	Storage temperature range	9	-65	150	°C
P _D	Continuous power dissipat	ion	See Dissipation	Rating Table	
T _{LEAD}	Lead temperature 1,6 mm	(1/16 inch) from case for 10 seconds		260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	Y, Z, and GND	±12000	
V _(ESD)	ESD) Electrostatic discharge		All pins	±5000	V
		Charged device model (CDM), per AEC Q100-011 ⁽²⁾	All pins	±1000	

⁽¹⁾ Tested in accordance with JEDEC standard 22, Test Method A114-A.

5.3 Dissipation Rating Table

PACKAGE	JEDEC BOARD MODEL	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
16-PIN DW	Low K	1200mW	9.6mW/°C	769mW	625mW
IO-FIN DVV	High K	2240mW	17.9mW/°C	1434mW	1165mW
20-PIN DW	Low K	1483mW	11.86mW/°C	949mW	771mW
20-FIN DVV	High K	2753mW	22mW/°C	1762mW	1432mW
16-PIN N	Low K	1150mW	9.2mW/°C	736mW	598mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.

5.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal	Y, Z	-7		12	V
High-level input voltage, V _{IH}		2		V _{CC}	
Low-level input voltage, V _{IL}	A, G, G	0	-	0.8	v
Output current		-60		60	mA
Operating free-air temperature, T _Δ	SN75LBC172A	0		70	°C
Operating nee-all temperature, T _A	SN65LBC172A	-40		85	C

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ Tested in accordance with JEDEC standard 22, Test Method C101.



5.5 Thermal Information

	THERMAL METRIC(1)	N (PDIP)	DW (SOIC)	DW (SOIC)	UNIT
	THERMAL METRIC		16 PINS	20 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60.6	71.1	66.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.1	37.4	34.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.6	36.8	39.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	27.5	13.3	8.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.3	36.4	39	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Electrical Characteristics

over recommended operating conditions

	PARAMETER	TEST CONDITIONS			TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = −18mA		-1.5	-0.77		V
Vo	Open-circuit output voltage	Y or Z, No load		0		V _{CC}	V
		No load (open circuit)		3		V _{CC}	
$ V_{OD(SS)} $	Steady-state differential output voltage magnitude ⁽²⁾	$R_L = 54\Omega$, see Figure 6-1		1	1.6	2.5	V
output voltage magnitude	With common-mode loadi	ng, see Figure 6-2	1	1.6	2.5		
$\Delta V_{OD(SS)}$	Change in steady-state differential output voltage between logic states	See Figure 6-1		-0.1		0.1	V
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 6-3			2.4	2.8	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 6-3		-0.02		0.02	V
II	Input current	A, G, \overline{G}		-50		50	μΑ
	Ob and aireavit authorit auronaut		V _I = 0V	200		200	А
los	Short-circuit output current	\\ = 7\/ to 12\/ Soc	V _I = V _{CC}	-200		200	mA
I _{OZ}	High-impedance-state output current	V _{TEST} = -7V to 12V, See Figure 6-7	G at 0V, \overline{G} at V _{CC}	-50		50	μА
I _{O(OFF)}	Output current with power off		V _{CC} = 0V	-10		10	-
	Cumply ourrant	All drivers enabled					m Λ
I _{CC}	Supply current	V _I = 0V or V _{CC,} No load	All drivers disabled			1.5	- mA

⁽¹⁾ All typical values are at V_{CC} = 5V and 25°C.

⁽²⁾ The minimum V_{OD} may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C. System designers should take the possibly of lower output signal into account in determining the maximum signal transmission distance.



5.7 Switching Characteristics

over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output		5.5	8	11	ns
t _{PHL}	Propagation delay time, high-to-low level output		5.5	8	11	ns
t _r	Differential output voltage rise time		2	7.5	11	ns
t _f	Differential output voltage fall time	$R_L = 54\Omega$, $C_L = 50$ pF, see Figure 6-4	2	7.5	11	ns
t _{sk(p)}	Pulse skew t _{PLH} - t _{PHL}			0.6	2	ns
t _{sk(o)}	Output skew ⁽¹⁾				2	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾				3	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	See Figure 6-5			25	ns
t _{PHZ}	Propagation delay time, high-level-output-to-high impedance	- See Figure 0-5			25	ns
t _{PZL} Propagation delay time, high-impedance-to-low-level output		See Figure 6-6			30	ns
t _{PLZ}	Propagation delay time, low-level-output-to-high impedance	Joee Figure 0-0			20	ns

⁽¹⁾ Output skew (t_{sk(o)}) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.

⁽²⁾ Part-to-part skew (t_{sk(pp)}) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.



5.8 Typical Characteristics




Figure 5-5. Eye Pattern, Pseudorandom Data at 30Mbps

M 12.5ns Aux ✓

Chi 1.00 V

6 Parameter Measurement Information




Figure 6-1. Test Circuit, V_{OD} Without Common-Mode Loading




Figure 6-2. Test Circuit, V_{OD} With Common-Mode Loading





Figure 6-3. V_{OC} Test Circuit



 $^{^{\}dagger}$ PRR = 1 MHz, 50% duty cycle, t_{r} < 6 ns, t_{f} < 6 ns, Z_{O} = 50 Ω

[‡] Includes probe and jig capacitance





Figure 6-4. Output Switching Test Circuit and Waveforms



[†] PRR = 1 MHz, 50% duty cycle, t_r < 6 ns, t_f < 6 ns, Z_O = 50 Ω

^{§ 3-}V if testing Y output, 0 V if testing Z output





Figure 6-5. Enable Timing Test Circuit and Waveforms, $t_{\mbox{\scriptsize PZH}}$ and $t_{\mbox{\scriptsize PHZ}}$

[‡] Includes probe and jig capacitance



 $^{^{\}dagger}$ PRR = 1 MHz, 50% duty cycle, t_{Γ} < 6 ns, t_{f} < 6 ns, Z_{O} = 50 Ω

^{§ 3-}V if testing Y output, 0 V if testing Z output




Figure 6-6. Enable Timing Test Circuit and Waveforms, t_{PZL} and t_{PLZ}




Figure 6-7. Test Circuit, Short-Circuit Output Current

[‡] Includes probe and jig capacitance






Figure 6-8. Test Circuit and Waveform, Transient Over-Voltage



7 Detailed Description


7.1 Device Functional Modes


7.1.1 Function Table

Table 7-1. (Each Driver)

INPUT		ENABLES	OUTP	UTS
Α	G	G	Y	Z
L	Н	X	L	Н
L	X	L	L	Н
Н	Н	Х	Н	L
Н	X	L	Н	L
OPEN	Н	X	Н	L
OPEN	X	L	Н	L
Н	OPEN	X	Н	L
L	OPEN	Х	L	Н
X	L	Н	Z	Z
Х	L	OPEN	Z	Z

7.1.2 Equivalent Input and Output Schematic Diagrams







8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information




Figure 8-1. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (August 2008) to Revision D (April 2024)

Page

- Added the Thermal Information table5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LBC172A16DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A	
SN65LBC172A16DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A	Samples
SN65LBC172ADW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A	
SN65LBC172ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A	Samples
SN65LBC172AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC172A	Samples
SN65LBC172ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC172A	Samples
SN75LBC172A16DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC172A	
SN75LBC172A16DWR	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC172A	
SN75LBC172ADW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC172A	
SN75LBC172ADWR	LIFEBUY	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC172A	
SN75LBC172AN	LIFEBUY	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75LBC172A	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 5-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC172A16DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN65LBC172ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75LBC172A16DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN75LBC172ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 5-Apr-2024



*All dimensions are nominal

7 III dill'orio di Ciricini di									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
SN65LBC172A16DWR	SOIC	DW	16	2000	350.0	350.0	43.0		
SN65LBC172ADWR	SOIC	DW	20	2000	367.0	367.0	45.0		
SN75LBC172A16DWR	SOIC	DW	16	2000	350.0	350.0	43.0		
SN75LBC172ADWR	SOIC	DW	20	2000	367.0	367.0	45.0		

www.ti.com 5-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LBC172A16DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
SN65LBC172ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN65LBC172ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN65LBC172AN	N	PDIP	16	25	506	13.97	11230	4.32
SN65LBC172ANE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75LBC172A16DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
SN75LBC172ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75LBC172ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75LBC172AN	N	PDIP	16	25	506	13.97	11230	4.32

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated