## SN65LBC172A, SN75LBC172A Quadruple RS-485 Differential Line Drivers

## 1 Features

- Designed for TIA/EIA-485, TIA/EIA-422, and ISO 8482 applications
- Signaling Rates ${ }^{\dagger}$ up to 30 Mbps
- Propagation delay times <11 ns
- Low standby power consumption 1.5 mA max
- Output ESD protection 12 kV
- Driver positive- and negative-current limiting
- Power-up and power-down glitch-free for live insertion applications
- Thermal shutdown protection
- Industry standard pin-out, compatible with SN75172, AM26LS31, DS96172, LTC486, and MAX3045


## 2 Applications

- Motor drives
- Factory automation and control


## 3 Description

The SN65LBC172A and SN75LBC172A are quadruple differential line drivers with 3 -state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 applications.
These devices are optimized for balanced multipoint bus transmission at signaling rates up to 30 million bits per second. The transmission media may be
printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

Each driver features current limiting and thermalshutdown circuitry making it suitable for high-speed mulitpoint data transmission applications in noisy environments. These devices are designed using LinBiCMOS, facilitating low power consumption and robustness.
The $G$ and $\bar{G}$ inputs provide driver enable control using either positive or negative logic. When disabled or powered off, the driver outputs present a highimpedance to the bus for reduced system loading.
The SN75LBC172A is characterized for operation over the temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The SN65LBC172A is characterized over the temperature range from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Package Information

| PART NUMBER | PACKAGE $^{(1)}$ | PACKAGE SIZE $^{(2)}$ |
| :--- | :--- | :--- |
| SN65LBC172A <br> SN75LBC172A | SOIC $(\mathrm{DW}, 16)$ | $10.3 \mathrm{~mm} \times 10.3 \mathrm{~mm}$ |
|  | SOIC $(\mathrm{DW}, 20)$ | $12.8 \mathrm{~mm} \times 10.3 \mathrm{~mm}$ |
|  | PDIP $(\mathrm{N}, 16)$ | $19.3 \mathrm{~mm} \times 9.4 \mathrm{~mm}$ |

(1) For more information, see Section 11.
(2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable.


Logic Diagram (Positive Logic)


Logic Diagram (Positive Logic)

[^0]
## Table of Contents

1 Features. 7 Detailed Description ..... 13
2 Applications ..... 1
3 Description ..... 1
4 Pin Configuration and Functions .....  3
5 Specifications ..... 4
5.1 Absolute Maximum Ratings ..... 4
5.2 ESD Ratings ..... 4
5.3 Dissipation Rating Table. ..... 4
5.4 Recommended Operating Conditions ..... 4
5.5 Thermal Information ..... 5
5.6 Electrical Characteristics .....  5
5.7 Switching Characteristics .....  6
5.8 Typical Characteristics ..... 7
6 Parameter Measurement Information ..... 813
8 Application and Implementation. ..... 14
8.1 Application Information ..... 14
9 Device and Documentation Support ..... 15
9.1 Documentation Support. ..... 15
9.2 Receiving Notification of Documentation Updates ..... 15
9.3 Support Resources ..... 15
9.4 Trademarks. ..... 15
9.5 Electrostatic Discharge Caution. ..... 15
9.6 Glossary ..... 15
10 Revision History ..... 15
11 Mechanical, Packaging, and OrderableInformation15

## 4 Pin Configuration and Functions



Figure 4-1. N Package (Top View)


Figure 4-2. 16-DW Package (Top View)

| 1A $\square$ | 10 | 20 | $\square \mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: |
| $1 \mathrm{Y} \square$ | 2 | 19 | $\square 4 \mathrm{~A}$ |
| NC $\square$ | 3 | 18 | $\square 4 \mathrm{Y}$ |
| $12 \square$ | 4 | 17 | $\square \mathrm{NC}$ |
| G ■ | 5 | 16 | 1 LZ |
| $22 \square$ | 6 | 15 | $\square \bar{G}$ |
| NC ■ | 7 | 14 | $\square 3 Z$ |
| 2Y $\square$ | 8 | 13 | $\square \mathrm{NC}$ |
| 2A $\square$ | 9 | 12 | $\square 3 \mathrm{Y}$ |
| GND ■ | 10 | 11 | 3A |

Figure 4-3. 20-DW Package (Top View)

SLLS447D - OCTOBER 2000 - REVISED APRIL 2024

## 5 Specifications

### 5.1 Absolute Maximum Ratings

See Note ${ }^{(1)}$

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.3 | 6 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage range | at any bus (steady state) | -10 | 15 | V |
| $\mathrm{V}_{0}$ | Output voltage range | at any bus (transient pulse through 100 2 , see Figure 6-8) | -30 | 30 | V |
| $V_{1}$ | Input voltage range | at any A, G, or $\overline{\mathrm{G}}$ terminal | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Continuous power dissipation |  | See Dissipation Rating Table |  |  |
| T LEAD | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(ESD) }}$ | Human body model (HBM), per AEC Q100-002 ${ }^{(1)}$ | Y, Z, and GND | $\pm 12000$ | V |
|  |  | All pins | $\pm 5000$ |  |
|  | Charged device model (CDM), per AEC Q100-011 ${ }^{(2)}$ | All pins | $\pm 1000$ |  |

(1) Tested in accordance with JEDEC standard 22, Test Method A114-A.
(2) Tested in accordance with JEDEC standard 22, Test Method C101.

### 5.3 Dissipation Rating Table

| PACKAGE | JEDEC BOARD MODEL | $\begin{gathered} \mathrm{T}_{\mathrm{A}} \leq 2{55^{\circ} \mathrm{C} \text { POWER }}_{\text {RATING }} \end{gathered}$ | DERATING <br> FACTOR ${ }^{(1)}$ ABOVE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \text { POWER } \\ \text { RATING } \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { POWER } \\ \text { RATING } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16-PIN DW | Low K | 1200 mW | $9.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 769mW | 625 mW |
|  | High K | 2240 mW | $17.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1434 mW | 1165 mW |
| 20-PIN DW | Low K | 1483mW | $11.86 \mathrm{~mW} / /^{\circ} \mathrm{C}$ | 949 mW | 771 mW |
|  | High K | 2753 mW | $22 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1762mW | 1432mW |
| 16-PIN N | Low K | 1150 mW | $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 736 mW | 598 mW |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.

### 5.4 Recommended Operating Conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5 | 5.25 | V |
| Voltage at any bus terminal | Y, Z | -7 |  | 12 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | A, G, $\overline{\mathrm{G}}$ | 2 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ |  | 0 |  | 0.8 |  |
| Output current |  | -60 |  | 60 | mA |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | SN75LBC172A | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | SN65LBC172A | -40 |  | 85 |  |

### 5.5 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | N (PDIP) | DW (SOIC) | DW (SOIC) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 PINS | 16 PINS | 20 PINS |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 60.6 | 71.1 | 66.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 48.1 | 37.4 | 34.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 40.6 | 36.8 | 39.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J T}$ | Junction-to-top characterization parameter | 27.5 | 13.3 | 8.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board characterization parameter | 40.3 | 36.4 | 39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 5.6 Electrical Characteristics

over recommended operating conditions

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  | -1.5 | -0.77 |  | V |
| $\mathrm{V}_{\text {O }}$ | Open-circuit output voltage | Y or Z, No load |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\left\|\mathrm{V}_{\mathrm{OD}(\mathrm{SS})}\right\|$ | Steady-state differential output voltage magnitude ${ }^{(2)}$ | No load (open circuit) |  | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, see Figure 6-1 |  | 1 | 1.6 | 2.5 | V |
|  |  | With common-mode loading, see Figure 6-2 |  | 1 | 1.6 | 2.5 |  |
| $\Delta \mathrm{V}_{\mathrm{OD}(\mathrm{SS})}$ | Change in steady-state differential output voltage between logic states | See Figure 6-1 |  | -0.1 |  | 0.1 | V |
| $\mathrm{V}_{\text {OC(SS }}$ | Steady-state common-mode output voltage | See Figure 6-3 |  | 2 | 2.4 | 2.8 | V |
| $\Delta \mathrm{V}_{\mathrm{OC}(\mathrm{SS})}$ | Change in steady-state common-mode output voltage between logic states | See Figure 6-3 |  | -0.02 |  | 0.02 | V |
| $I_{1}$ | Input current | A, G, $\overline{\mathrm{G}}$ |  | -50 |  | 50 | $\mu \mathrm{A}$ |
| los | Short-circuit output current | $V_{\text {TEST }}=-7 \mathrm{~V}$ to 12 V , See Figure 6-7 | $V_{1}=0 \mathrm{~V}$ | -200 |  | 200 | mA |
|  |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |
| l l | High-impedance-state output current |  | G at $0 \mathrm{~V}, \overline{\mathrm{G}}$ at $\mathrm{V}_{\mathrm{CC}}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {O(OFF) }}$ | Output current with power off |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | -10 |  | 10 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}}$, No load | All drivers enabled |  |  | 23 | mA |
|  |  |  | All drivers disabled |  |  | 1.5 |  |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$.
(2) The minimum $\mathrm{V}_{\mathrm{OD}}$ may not fully comply with TIA/EIA-485-A at operating temperatures below $0^{\circ} \mathrm{C}$. System designers should take the possibly of lower output signal into account in determining the maximum signal transmission distance.

### 5.7 Switching Characteristics

over recommended operating conditions

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Propagation delay time, low-to-high level output | $R_{L}=54 \Omega, C_{L}=50 p F$, see Figure 6-4 | 5.5 | 8 | 11 | ns |
| $t_{\text {PHL }}$ | Propagation delay time, high-to-low level output |  | 5.5 | 8 | 11 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Differential output voltage rise time |  | 2 | 7.5 | 11 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Differential output voltage fall time |  | 2 | 7.5 | 11 | ns |
| $\mathrm{t}_{\text {sk(p) }}$ | Pulse skew \|t ${ }_{\text {PLH }}$ - $\mathrm{t}_{\text {PHL }} \mid$ |  |  | 0.6 | 2 | ns |
| $\mathrm{t}_{\text {sk(o) }}$ | Output skew ${ }^{(1)}$ |  |  |  | 2 | ns |
| $\mathrm{t}_{\text {sk(pp) }}$ | Part-to-part skew ${ }^{(2)}$ |  |  |  | 3 | ns |
| $t_{\text {PZH }}$ | Propagation delay time, high-impedance-to-high-level output | See Figure 6-5 |  |  | 25 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Propagation delay time, high-level-output-to-high impedance |  |  |  | 25 | ns |
| $\mathrm{t}_{\text {PZL }}$ | Propagation delay time, high-impedance-to-low-level output | See Figure 6-6 |  |  | 30 | ns |
| $t_{\text {PLZ }}$ | Propagation delay time, low-level-output-to-high impedance |  |  |  | 20 | ns |

(1) Output skew $\left(\mathrm{t}_{\text {sk }(0)}\right)$ is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.
(2) Part-to-part skew $\left(\mathrm{t}_{\mathrm{sk}(\mathrm{pp})}\right)$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

### 5.8 Typical Characteristics



Figure 5-1. Differential Output Voltage vs Output Current


Figure 5-3. Propagation Delay Time vs Temperature


Figure 5-2. Differential Output Voltage vs Free-air Temperature


Figure 5-4. Supply Current (Four Channels) vs Signaling Rate


Figure 5-5. Eye Pattern, Pseudorandom Data at 30Mbps

## 6 Parameter Measurement Information



Figure 6-1. Test Circuit, $\mathrm{V}_{\text {OD }}$ Without Common-Mode Loading


Figure 6-2. Test Circuit, $\mathrm{V}_{\mathrm{OD}}$ With Common-Mode Loading


Figure 6-3. $\mathrm{V}_{\mathrm{oc}}$ Test Circuit

$\dagger$ PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{tr}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance


Figure 6-4. Output Switching Test Circuit and Waveforms

$\dagger$ PRR $=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance
§3-V if testing $Y$ output, 0 V if testing $Z$ output


Figure 6-5. Enable Timing Test Circuit and Waveforms, $\mathrm{t}_{\mathrm{PzH}}$ and $\mathrm{t}_{\mathrm{PHZ}}$

$\dagger \mathrm{PRR}=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{t}_{\mathrm{r}}<6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}<6 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$
$\ddagger$ Includes probe and jig capacitance
§ 3-V if testing $Y$ output, 0 V if testing Z output


Figure 6-6. Enable Timing Test Circuit and Waveforms, $\mathrm{t}_{\text {PLL }}$ and $\mathrm{t}_{\text {PLZ }}$


Figure 6-7. Test Circuit, Short-Circuit Output Current


Figure 6-8. Test Circuit and Waveform, Transient Over-Voltage

## 7 Detailed Description

### 7.1 Device Functional Modes

### 7.1.1 Function Table

Table 7-1. (Each Driver)

| INPUT | ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{G}$ | $\mathbf{G}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| L | H | X | L | H |
| L | X | L | H | H |
| H | H | L | H | L |
| H | X | X | H | L |
| OPEN | H | L | H | L |
| OPEN | X | H | L |  |
| H | X | L | L |  |
| L | OPEN | H | Z | H |
| X | OPEN | OPEN | Z | Z |
| X | L |  | Z |  |

### 7.1.2 Equivalent Input and Output Schematic Diagrams



## 8 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and Tl does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

TMS320F243
DSP
(Controller)
SPISIMO
IOPA1
(Enable)

Figure 8-1. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.4 Trademarks

TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.
10 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (August 2008) to Revision D (April 2024) ..... Page

- Changed the numbering format for tables, figures, and cross-references throughout the document. ..... 1
- Added the Thermal Information table ..... 5


## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TEXAS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LBC172A16DW | LIFEBUY | soic | DW | 16 | 40 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65LBC172A |  |
| SN65LBC172A16DWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65LBC172A | Samples |
| SN65LBC172ADW | LIFEBUY | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65LBC172A |  |
| SN65LBC172ADWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 65LBC172A | Samples |
| SN65LBC172AN | ACTIVE | PDIP | N | 16 | 25 | RoHS \& Green | NIPDAU | N/ A for Pkg Type | -40 to 85 | 65LBC172A | Samples |
| SN65LBC172ANE4 | ACtive | PDIP | N | 16 | 25 | RoHS \& Green | NIPDAU | N/ A for Pkg Type | -40 to 85 | 65LBC172A | Samples |
| SN75LBC172A16DW | LIFEBUY | soic | DW | 16 | 40 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LBC172A |  |
| SN75LBC172A16DWR | LIFEBUY | SOIC | DW | 16 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LBC172A |  |
| SN75LBC172ADW | LIFEBUY | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LBC172A |  |
| SN75LBC172ADWR | LIFEBUY | SOIC | DW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LBC172A |  |
| SN75LBC172AN | LIFEBUY | PDIP | N | 16 | 25 | RoHS \& Green | NIPDAU | N/ A for Pkg Type | 0 to 70 | 75LBC172A |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LBC172A16DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| SN65LBC172ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN75LBC172A16DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| SN75LBC172ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LBC172A16DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| SN65LBC172ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN75LBC172A16DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| SN75LBC172ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | $\mathbf{W}(\mathbf{m m})$ | T ( $\boldsymbol{\mu \mathrm { m } )}$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN65LBC172A16DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| SN65LBC172ADW | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| SN65LBC172ADW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN65LBC172AN | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN65LBC172ANE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN75LBC172A16DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| SN75LBC172ADW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN75LBC172ADW | DW | SOIC | 20 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| SN75LBC172AN | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



## NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm , per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm , per side.
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:7X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated


[^0]:    $\dagger$ The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

