SLVS042D - JANUARY 1991 - REVISED JULY 1999

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Input Threshold Voltage . . . 4.55 V ±120 mV
- Low Standby Current . . . 20 μA
- Reset Outputs Defined When V<sub>CC</sub> Exceeds 1 V
- True and Complementary Reset Outputs
- Wide Supply-Voltage Range . . . 1 V to 7 V

# D, P, OR PW PACKAGE (TOP VIEW) NC [ 1 8 ] RESET NC [ 2 7 ] RESET NC [ 3 6 ] NC GND [ 4 5 ] V<sub>CC</sub>

NC – No internal connection

### description

The TL7759 is a supply-voltage supervisor designed for use as a reset controller in microcomputer and microprocessor systems. The supervisor monitors the supply voltage for undervoltage conditions. During power up, when the supply voltage,  $V_{CC}$ , attains a value approaching 1 V, the RESET and  $\overline{RESET}$  outputs become active (high and low, respectively) to prevent undefined operation. If the supply voltage drops below the input threshold voltage level ( $V_{IT-}$ ), the reset outputs go to the reset active state until the supply voltage has returned to its nominal value (see timing diagram).


The TL7759C is characterized for operation from 0°C to 70°C.

### **AVAILABLE OPTIONS**

|             | PAC                     |                       |                                    |                     |  |
|-------------|-------------------------|-----------------------|------------------------------------|---------------------|--|
| TA          | SMALL<br>OUTLINE<br>(D) | PLASTIC<br>DIP<br>(P) | SHRINK<br>SMALL<br>OUTLINE<br>(PW) | CHIP<br>FORM<br>(Y) |  |
| 0°C to 70°C | TL7759CD                | TL7759CP              | TL7759CPW                          | TL7759Y             |  |

The D and PW packages are available taped and reeled. Add the suffix R to the device type (e.g., TL7759CDR). Chip forms are tested at 25°C.

### functional block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS042D - JANUARY 1991 - REVISED JULY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V <sub>CC</sub> (see Note 1)                            | 20 V           |
|---|----------------|
| Off-state output voltage range: RESET voltage                           |                |
| RESET voltage   | 0.3 V to 20 V  |
| Low-level output current, I <sub>OL</sub> (RESET)                       | 30 mA          |
| High-level output current, IOH (RESET)                                  | –10 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): D package | 97°C/W         |
| P package   | 127°C/W        |
| PW package  | 149°C/W        |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds            | 260°C          |
| Storage temperature range, T <sub>stq</sub>                             | —65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions

|  |                              | MIN | MAX | UNIT |
|--|------------------------------|-----|-----|------|
| Supply voltage, V <sub>CC</sub>                | 1                            | 7   | V   |      |
| Output voltage Va (eee Note 4)                 | Transistor off RESET voltage |     | 15  | V    |
| Output voltage, VO (see Note 4)                | Transistor off RESET voltage | 0   |     | V    |
| Low-level output current, IOL                  | RESET                        |     | 24  | mA   |
| High-level output current, IOH                 | RESET                        |     | -8  | mA   |
| Operating free-air temperature, T <sub>A</sub> | TL7759C                      | 0   | 70  | °C   |

NOTE 4: RESET output must not be pulled down below GND potential.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                    | 242445752                           |       | TEGT 0011                           | TEST CONDITIONS              |                    |           |      |      |  |
|--------------------|-------------------------------------|-------|-------------------------------------|------------------------------|--------------------|-----------|------|------|--|
|                    | PARAMETER                           |       | I ESI CON                           |                              |                    |           | MAX  | UNIT |  |
| VOL                | Low-level output voltage            | RESET | V 42V                               | I <sub>OL</sub> = 24 mA      |                    | 0.4       | 0.8  | V    |  |
| Vон                | High-level output voltage           | RESET | V <sub>CC</sub> = 4.3 V             | I <sub>OH</sub> = -8 mA      | V <sub>CC</sub> -1 |           |      | V    |  |
| \/                 | Input threshold voltage             |       | T <sub>A</sub> = 25°C               |                              | 4.43               | 4.55      | 4.67 | V    |  |
| V <sub>IT</sub> –  | (negative-going V <sub>CC</sub> )   |       | $T_A = 0$ °C to $70$ °C             | 4.4                          |                    | 4.7       | V    |      |  |
| ., 8               | Power up recet voltage              |       | D. 22k0                             | T <sub>A</sub> = 25°C        |                    | 0.8       | 1    | V    |  |
| V <sub>res</sub> § | Power-up reset voltage              |       | $R_L = 2.2 \text{ k}\Omega$         | $T_A = 0$ °C to $70$ °C      |                    |           | 1.2  | v    |  |
| . · •              | Uniteresia et Vala input            |       |                                     | T <sub>A</sub> = 25°C        |                    |           | 60   | mV   |  |
| V <sub>hys</sub> ¶ | Hysteresis at V <sub>CC</sub> input |       | $T_A = 0$ °C to $70$ °C             | T <sub>A</sub> = 0°C to 70°C |                    |           | 70   | IIIV |  |
| ЮН                 | High-level output current           | RESET | V 7 V Coo Figure 4                  | V <sub>OH</sub> = 15 V       |                    |           | 1    | μΑ   |  |
| lOL                | Low-level output current            | RESET | V <sub>CC</sub> = 7 V, See Figure 1 | V <sub>OL</sub> = 0 V        |                    |           | -1   | μΑ   |  |
| laa                | Cumply augreent                     |       | No lood                             | V <sub>CC</sub> = 4.3 V      |                    | 1400 2000 |      | _    |  |
| ICC                | Supply current                      |       | No load                             | V <sub>CC</sub> = 5.5 V      |                    |           | 40   | μΑ   |  |

<sup>‡</sup> Typical values are at T<sub>A</sub> = 25°C.

 $<sup>\</sup>P$  This is the difference between positive-going input threshold voltage, V $_{
m IT+}$ , and negative-going input threshold voltage, V $_{
m IT-}$ .




<sup>§</sup> This is the lowest voltage at which RESET becomes active, V<sub>CC</sub> slew rate ≤ 5 V/μs.

SLVS042D - JANUARY 1991 - REVISED JULY 1999

# electrical characteristics, $T_A = 25^{\circ}C$ (unless otherwise noted)

|                    | DARAMETER                               |       | TEOT 0                    | ONDITIONS               | Т   | UNIT |      |    |
|--------------------|---|-------|---------------------------|-------------------------|-----|------|------|----|
|                    | PARAMETER                               |       | TEST C                    | MIN                     | TYP | MAX  | UNII |    |
| VOL                | Low-level output voltage                | RESET | $V_{CC} = 4.3 \text{ V},$ | I <sub>OL</sub> = 24 mA |     | 0.4  |      | V  |
| V <sub>IT</sub> –  | Input threshold voltage (negative-going | VCC)  |                           |                         |     | 4.55 |      | V  |
| v <sub>res</sub> † | Power-up reset voltage                  |       | R <sub>L</sub> = 2.2 kΩ   |                         |     | 0.8  |      | V  |
| V <sub>hys</sub> ‡ | Hysteresis at V <sub>CC</sub> input     |       |                           |                         |     | 50   |      | mV |
| ICC                | Supply current                          |       | $V_{CC} = 4.3 \text{ V},$ | No load                 |     | 1400 |      | μΑ |

### timing diagram



# switching characteristics at $T_A = 25^{\circ}C$ (unless otherwise noted)

|                  | PARAMETER  | FROM    | то       | TEST CONDITIONS      | TL77 | 59C | UNIT |
|------------------|--|---------|----------|----------------------|------|-----|------|
|                  | PARAMETER  | (INPUT) | (OUTPUT) | TEST CONDITIONS      | MIN  | MAX | ONIT |
| <sup>t</sup> PLH | Propagation delay time, low-to high-level output | VCC     | RESET    | See Figures 2 and 3§ |      | 5   | μs   |
| tPHL             | Propagation delay time, high-to low-level output | Vcc     | RESET    | See Figures 2 and 4  |      | 5   | μs   |
| t <sub>r</sub>   | Rise time  |         | RESET    | See Figures 2 and 4§ |      | 1   | μs   |
| t <sub>f</sub>   | Fall time  |         | RESET    | See Figures 2 and 4  |      | 1   | μs   |
| tw(min)          | Minimum pulse duration                           | Vcc     | RESET    | See Figures 2 and 4  | 5    |     | μs   |

<sup>§</sup> V<sub>CC</sub> slew rate ≤ 5 V/μs



<sup>†</sup> This is the lowest voltage at which RESET becomes active, V<sub>CC</sub> slew rate ≤ 5 V/μs. ‡ This is the difference between positive-going input threshold voltage, V<sub>IT+</sub>, and negative-going input threshold voltage, V<sub>IT−</sub>.

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Circuit for Output Leakage Current




NOTE A:  $V_{CC}$  slew rate  $\leq 5 V/\mu s$ .

Figure 2. Switching Diagram



<sup>†</sup>C<sub>L</sub> Includes jig and probe capacitance.

Figure 3. Test Circuit for RESET Output Switching Characteristics



 $^\dagger C_L$  Includes jig and probe capacitance.

Figure 4. Test Circuit for RESET Output Switching Characteristics



### **APPLICATION INFORMATION**




Figure 5. Power-Supply System Reset Generation

www.ti.com 7-Apr-2024

### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| TL7759CD         | ACTIVE | SOIC         | D                  | 8    | 75             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | 7759C                   | Samples |
| TL7759CDR        | ACTIVE | SOIC         | D                  | 8    | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | 7759C                   | Samples |
| TL7759CP         | ACTIVE | PDIP         | Р                  | 8    | 50             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | 0 to 70      | TL7759CP                | Samples |
| TL7759CPSR       | ACTIVE | SO           | PS                 | 8    | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | T7759                   | Samples |
| TL7759CPWR       | ACTIVE | TSSOP        | PW                 | 8    | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | T7759C                  | Samples |
| TL7759CPWRE4     | NRND   | TSSOP        | PW                 | 8    | 2000           | TBD          | Call TI                       | Call TI            | 0 to 70      |                         |         |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Apr-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Oct-2023

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device     | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL7759CDR  | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TL7759CPSR | so              | PS                 | 8 | 2000 | 330.0                    | 16.4                     | 8.35       | 6.6        | 2.4        | 12.0       | 16.0      | Q1               |
| TL7759CPWR | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |



www.ti.com 25-Oct-2023



### \*All dimensions are nominal

| Device     | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TL7759CDR  | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| TL7759CPSR | SO           | PS              | 8    | 2000 | 356.0       | 356.0      | 35.0        |
| TL7759CPWR | TSSOP        | PW              | 8    | 2000 | 356.0       | 356.0      | 35.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Oct-2023

### **TUBE**



### \*All dimensions are nominal

| Device   | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TL7759CD | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TL7759CP | Р            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated