

16-Channel, 16-Bit PWM LED Driver with 7-Bit Global Brightness Control

FEATURES

- 16 Channels, Constant Current Sink Output
- 50-mA Capability (Constant Current Sink)
- 16-Bit (65,536 Steps) Grayscale Control with Enhanced Spectrum (ES) PWM
- 7-Bit (128 Steps) Global Brightness Control for All Channels with Sink Current
- LED Power-Supply Voltage up to 17 V
- V_{CC} = 3.0 V to 5.5 V
- Constant Current Accuracy:
 - Channel-to-Channel = ±1.5%
 - Device-to-Device = ±3%
- CMOS Level I/O
- 30-MHz Data Transfer Rate
- 33-MHz Grayscale Control Clock
- Auto Display Repeat
- Auto Data Refresh
- Continuous Base LED Open Detection (LOD):
 - Detect LED opening and LED short to GND during display
- Thermal Shutdown (TSD):
 - Automatic shutdown at high temperature conditions
 - Restart under normal temperature


- Readable Error Information:
 - LED Open Detection (LOD)
 - Thermal Error Flag (TEF)
- Noise Reduction:
 - 4-channel grouped delay to prevent inrush current
- Operating Temperature: –40°C to +85°C

APPLICATIONS

- Monochrome, Multicolor, Full-Color LED Displays
- LED Signboards
- Display Backlighting

DESCRIPTION

The TLC5943 is a 16-channel, constant current sink driver. Each channel is individually adjustable with 65,536 enhanced spectrum pulse-width modulated (PWM) steps controlled by grayscale (GS) data. All output drivers are adjustable with 128 constant sink current steps at same value controlled by brightness control (BC) data. Both GS data and BC data are writable via a serial interface port. The maximum current value of all 16 channels can be set by a single external resistor.



Typical Application Circuit (Multiple Daisy-Chained TLC5943s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments, Inc. All other trademarks are the property of their respective owners.



DESCRIPTION, CONTINUED

The TLC5943 has two error detection circuits for LED open detection (LOD) and a thermal error flag (TEF). LOD detects a broken or disconnected LED and shorted LED to GND during the display period. TEF indicates an over-temperature condition; when a TEF is set, all output drivers are turned off. When the TEF is cleared, all output drivers are restarted.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TLC5943	HTSSOP-28 PowerPAD™	TLC5943PWPR	Tape and Reel, 2000
1100945	H1SSOF-26 FOWEIFAD	TLC5943PWP	Tube, 50
TI 05042	5 mm v 5 mm OFN 22	TLC5943RHBR	Tape and Reel, 3000
TLC5943	5 mm × 5 mm QFN-32	TLC5943RHBT	Tape and Reel, 250

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating free-air temperature range, unless otherwise noted.

	P	ARAMETER	TLC5943	UNIT
V _{CC}	Supply voltage, V _{CC}		-0.3 to +6.0	V
I _{OUT}	Output current (dc): OUT0	to OUT15	60	mA
V _{IN}	Input voltage range: SIN, SCLK, XLAT, BLANK	, GSCLK, BCSEL, IREF	-0.3 to V _{CC} + 0.3	V
	Output voltage range	SOUT, XERR	-0.3 to V _{CC} + 0.3	V
VOUT		OUT0 to OUT15	-0.3 to +18	V
$T_{J(max)}$	Maximum operating junction	on temperature	+150	°C
T _{STG}	Storage temperature range	9	-55 to +150	°C
	ESD rating	Human body model (HBM)	2	kV
		Charged device model (CDM)	500	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) All voltage values are with respect to network ground terminal.



RECOMMENDED OPERATING CONDITIONS

At $T_A = -40$ °C to +85°C, unless otherwise noted.

			T	TLC5943			
	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT		
DC Characteris	stics: V _{CC} = 3 V to 5.5 V						
V _{CC}	Supply voltage		3.0	5.5	V		
Vo	Voltage applied to output	OUT0 to OUT15		17	V		
V_{IH}	High-level input voltage		$0.7 \times V_{CC}$	V_{CC}	V		
V_{IL}	Low-level input voltage		GND	$0.3 \times V_{CC}$	V		
I _{OH}	High-level output current	SOUT		-1	mA		
Lawlan	Low-level output current	SOUT		1	mA		
l _{OL}	Low-level output current	XERR		5	mA		
I _{OLC}	Constant output sink current	OUT0 to OUT15		50	mA		
T _A	Operating free-air temperature		-40	+85	°C		
T _J	Operating junction temperature		-40	+125	°C		
AC Characteris	stics: V _{CC} = 3 V to 5.5 V		,	•			
f _{CLK (sclk)}	Data shift clock frequency	SCLK		30	MHz		
f _{CLK (gsclk)}	Grayscale control clock frequency	GSCLK		33	MHz		
T _{WH0} / T _{WL0}	Dulas duration	SCLK, GSCLK	10		ns		
T _{WH1}	Pulse duration	XLAT, BLANK	30		ns		
T _{SU0}		SIN-SCLK↑	6		ns		
T _{SU1}		XLAT↑-SCLK↑	100		ns		
T _{SU2}		BLANK↓-GSCLK↑	10		ns		
T _{SU3}	Setup time	BCSEL-SCLK↑	10		ns		
T _{SU4}		BCSEL-XLAT↑	30		ns		
T _{SU5}		XLAT↓-SCLK↑	15		ns		
T _{SU6}		XLAT↑-BLANK↓	20		ns		
T _{H0}		SIN-SCLK↑	3		ns		
T _{H1}	I lold time	XLAT↑-SCLK↑	30		ns		
T _{H2}	Hold time	BCSEL-SCLK↓	10		ns		
T _{H3}		BCSEL-XLAT↑	100		ns		

DISSIPATION RATINGS

PACKAGE	OPERATING FACTOR ABOVE T _A = +25°C	T _A < +25°C POWER RATING	T _A = +70°C POWER RATING	T _A = +85°C POWER RATING
HTSSOP-28 with PowerPAD soldered ⁽¹⁾	31.67 mW/°C	3958 mW	2533 mW	2058 mW
HTSSOP-28 with PowerPAD not soldered ⁽²⁾	16.21 mW/°C	2026 mW	1296 mW	1053 mW
QFN-32 ⁽³⁾	27.86 mW/°C	3482 mW	2228 mW	1811 mW

⁽¹⁾ With PowerPAD soldered onto copper area on printed circuit board (PCB); 2 oz. copper. For more information, see SLMA002 (available for download at www.ti.com).

Product Folder Link(s): TLC5943

²⁾ With PowerPAD not soldered onto copper area on PCB.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD51-5.



ELECTRICAL CHARACTERISTICS

At $V_{CC} = 3.0 \text{ V}$ to 5.5 V, and $T_A = -40^{\circ}\text{C}$ to +85°C. Typical values at $V_{CC} = 3.3 \text{ V}$ and $T_A = +25^{\circ}\text{C}$, unless otherwise noted.

			7	TLC5943		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA at SOUT	V _{CC} - 0.4		V _{CC}	V
1/	I I I I I I	I _{OL} = 1 mA at SOUT	0		0.4	V
V _{OL}	Low-level output voltage	I _{OL} = 5 mA at XERR			0.4	V
I _{IN}	Input current	$V_{\rm IN}$ = $V_{\rm CC}$ or GND at SIN, SCLK, GSCLK, XLAT, BLANK, BCSEL	-1		1	μΑ
I _{CC1}		$SIN/SCLK/GSCLK/XLAT/BCSEL = low, BLANK = high, \\ GSn = FFFFh, BCn = 7Fh, V_{OUTn} = 1 \text{ V}, R_{IREF} = 10 \text{ k}\Omega$		1	3	mA
I _{CC2}		SIN/SCLK/GSCLK/XLAT/BCSEL = low, BLANK = high, GSn = FFFFh, BCn = 7Fh, V_{OUTn} = 1 V, R_{IREF} = 2 k Ω		4	8	mA
I _{CC3}	Supply current (V _{CC})	SCLK/GSCLK = 30 MHz, SIN = 15MHz, XLAT/BCSEL/BLANK = low, GSn = FFFFh, BCn = 7Fh, Auto Repeat on, V_{OUTn} = 1 V, R_{IREF} = 2 $k\Omega^{(1)}$		14	30	mA
I _{CC4}		SCLK/GSCLK = 30 MHz, SIN = 15MHz, XLAT/BCSEL/BLANK = low, GSn = FFFFh, BCn = 7Fh, Auto Repeat on, V_{OUTn} = 1 V, R_{IREF} = 1 $k\Omega^{(1)}$		27	50	mA
I _{O(LC)}	Constant output current	$AII\ OUTn = ON,\ BCn = 7Fh,\ V_{OUTn} = 1\ V, \\ V_{OUTfix} = 1\ V,\ R_{IREF} = 1\ k\Omega$	43	49	55	mA
I _{O(LKG1)}	Leakage output current	BLANK = high, R_{IREF} = 1 k Ω , V_{OUTn} = 17 V, At OUT0 to OUT15			0.1	μΑ
I _{O(LKG2)}	Leakage output current	No error condition, V _{XERR} = 5.5 V, at XERR			1	μΑ
ΔI _{O(LC)}	Constant current error (pin-to-pin) ⁽¹⁾	All OUTn = ON, BCn = 7Fh, V_{OUTn} = 1 V, V_{OUTfix} = 1 V, R_{IREF} = 1 k Ω , at OUT0 to OUT15		±1.5	±4	%
ΔI _{O(LC1)}	Constant current error (device-to-device) (2)	All OUTn = ON, BCn = 7Fh, V_{OUTn} = 1 V, V_{OUTfix} = 1 V, R_{IREF} = 1 k Ω		±3	±9	%
ΔI _{O(LC2)}	Line regulation (3)	All OUTn = ON, BCn = 7Fh, V_{OUTn} = 1 V, V_{OUTfix} = 1 V, R_{IREF} = 1 k Ω , at OUT0 to OUT15		±1	±4	%/V
ΔI _{O(LC3)}	Load regulation ⁽⁴⁾	All OUTn = ON, DCn = 7Fh, V_{OUTn} = 1 V to 3 V, V_{OUTfix} = 1 V, R_{IREF} = 1 k Ω , at OUT0 to OUT15		±1	±3	%/V
T _(TEF)	Thermal error flag threshold	Junction temperature ⁽⁵⁾	+150	+162	+175	°C
T _(HYS)	Thermal error hysteresis	Junction temperature ⁽⁵⁾	+5	+10	+20	°C
V _{LOD}	LED open detection threshold	All OUTn = ON	0.2	0.3	0.4	V
V _{IREF}	Reference voltage output	$R_{IREF} = 1 k\Omega$	1.16	1.20	1.24	V

(1) The deviation of each output from the average of OUT0-OUT15 constant current. Deviation is calculated by the formula:

$$\Delta \text{ (\%)} = \left[\frac{I_{\text{OUTn}}}{\frac{(I_{\text{OUT0}} + I_{\text{OUT1}} + \dots + I_{\text{OUT15}})}{16}} - 1 \right] \times 100$$

The deviation of the OUT0-OUT15 constant current average from the ideal constant current value. Deviation is calculated by the following formula:

$$\Delta \text{ (\%)} = \left(\frac{\frac{(I_{\text{OUT0}} + I_{\text{OUT1}} + \dots I_{\text{OUT14}} + I_{\text{OUT15}})}{16} - \text{(Ideal Output Current)}}{\text{Ideal Output Current}} \right) \times 100$$

Ideal current is calculated by the formula:

$$I_{OUT(IDEAL)} = 41 \times \left[\frac{1.20}{R_{IREF}} \right]$$

(3) Line regulation is calculated by this equation:
$$\Delta \, (\%/V) = \left\{ \frac{(I_{OUTn} \, at \, V_{CC} = 5.5 \, V) - (I_{OUTn} \, at \, V_{CC} = 3.0 \, V)}{(I_{OUTn} \, at \, V_{CC} = 3.0 \, V)} \right\} \times \frac{100}{5.5 \, V - 3 \, V}$$

Load regulation is calculated by the equation:

$$\Delta \, (\%/V) = \left[\begin{array}{c} (I_{OUTn} \, \text{at} \, V_{OUTn} = 3 \, \text{V}) - (I_{OUTn} \, \text{at} \, V_{OUTn} = 1 \, \text{V}) \\ \hline (I_{OUTn} \, \text{at} \, V_{OUTn} = 1 \, \text{V}) \end{array} \right] \times \frac{100}{3 \, \text{V} - 1 \, \text{V}}$$

Not tested. Specified by design.



SWITCHING CHARACTERISTICS

At V_{CC} = 3.0 V to 5.5 V, T_A = -40°C to +85°C, C_L = 15 pF, R_L = 82 Ω , R_{IREF} = 1 k Ω , and V_{LED} = 5.0 V. Typical values at V_{CC} = 3.3 V and T_A = +25°C, unless otherwise noted.


PARAMETER			Т	LC5943		
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R0}	Rise time	SOUT			16	no
t _{R1}	Rise time	OUTn, BC = 7Fh		10	30	ns
t _{F0}		SOUT			16	
t _{F1}	Fall time	OUTn, BC = 7Fh		10	30	ns
t _{F2}		XERR, $C_L = 100 \text{ pF}$, $R_L = 1 \text{ k}\Omega$, $V_{XERR} = 5 \text{ V}$			100	ns
t _{D0}		SCLK↑ to SOUT			25	ns
t _{D1}		BLANK↑ to OUT0 sink current off		20	40	ns
t _{D2}	Drangation delay time	GSCLK↑ to OUT0/4/8/12	5	18	40	ns
t _{D3}	Propagation delay time	GSCLK↑ to OUT1/5/9/13	20	42	73	ns
t _{D4}		GSCLK↑ to OUT2/6/10/14	35	66	106	ns
t _{D5}		GSCLK↑ to OUT3/7/11/15	50	90	140	ns
t _{ON_ERR}	Output on-time error ⁽¹⁾	GSn = 0001h, GSCLK = 33 MHz	-20		10	ns

⁽¹⁾ Output on-time error is calculated by the following formula: T_{ON_ERR} (ns) = $t_{OUTON} - T_{GSCLK}$. t_{OUTON} is the actual on-time of the constant current driver. T_{GSCLK} is the period of GSCLK.

Product Folder Link(s): TLC5943




FUNCTIONAL BLOCK DIAGRAM





DEVICE INFORMATION





TERMINAL FUNCTIONS

TERMINAL					
NAME	PWP	RHB	I/O	DESCRIPTION	
SIN	5	2	I	Serial data input for grayscale and brightness control data. Schmitt buffer input.	
SCLK	4	1	1	Serial data shift clock for GS shift register and BC shift register. Schmitt buffer input. The shift register is selected by BCSEL. Data present on the SIN pin are shifted into the shift register selected by BCSEL with the rising edge of the SCLK pin. Data in the selected shift register are shifted to the MSB side by 1-bit synchronizing to the rising edge of SCLK. The MSB data of the selected register appears on SOUT.	
XLAT	3	32	I	Data in the Grayscale and Brightness shift register are moved to the respective first data latch with a low-to-high transition of this pin.	
BCSEL	6	3	I	Shift register and data latch select. Schmitt buffer input. When BCSEL is low, Grayscale shift register and first data latch are selected. When BCSEL is high, Brightness Control shift register and first data latch are selected. BCSEL should not be changed while SCLK is high.	
GSCLK	25	24	ı	Reference clock for Grayscale PWM control. Schmitt buffer input. If BLANK is low, then each rising edge of GSCLK increments the grayscale counter for PWM control.	
BLANK	2	31	I	Blank (all constant current outputs off). Schmitt buffer input. When BLANK is high, all constant current outputs (OUT0 through OUT15) are forced off, the Grayscale counter is reset to '0', and the Grayscale PWM timing controller is initialized. When BLANK is low, all constant current outputs are controlled by the Grayscale PWM timing controller.	
IREF	27	26	I/O	Constant current value setting. OUT0 through OUT15 sink constant current is set to desired value by connecting an external resistor between IREF and GND.	
SOUT	24	23	0	Serial data output. This output is connected to Grayscale/Status Information shift register or Brightness Control shift register. The connected register is selected by BCSEL.	
XERR	23	22	0	Error output. Open-drain output. XERR goes low when LOD or TEF is detected.	
OUT0	7	4	0	Constant current output.	
OUT1	8	5	0	Constant current output	
OUT2	9	6	0	Constant current output	
OUT3	10	7	0	Constant current output	
OUT4	11	8	0	Constant current output	
OUT5	12	9	0	Constant current output	
OUT6	13	10	0	Constant current output	
OUT7	14	11	0	Constant current output	
OUT8	15	14	0	Constant current output	
OUT9	16	15	0	Constant current output	
OUT10	17	16	0	Constant current output	
OUT11	18	17	0	Constant current output	
OUT12	19	18	0	Constant current output	
OUT13	20	19	0	Constant current output	
OUT14	21	20	0	Constant current output	
OUT15	22	21	0	Constant current output	
VCC	28	27	_	Power-supply voltage	
GND	1	30	_	Power ground	
XTEST	26	25	I	Factory test pin. XTEST must be connected to VCC or GND.	
NC	_	12, 13, 28, 29	_	No internal connection	



PARAMETER MEASUREMENT INFORMATION

PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





Figure 1. SIN, SCLK, XLAT, BCSEL, BLANK, GSCLK








Figure 4. OUT0 Through OUT15




TEST CIRCUITS




(1) C_L includes measurement probe and jig capacitance.

Figure 5. Rise Time and Fall Time Test Circuit for OUTn



(1) C_L includes measurement probe and jig capacitance.

Figure 6. Rise Time and Fall Time Test Circuit for SOUT



 C_L includes measurement probe and jig capacitance.

Figure 7. Rise Time and Fall Time Test Circuit for XERR






Figure 8. Constant Current Test Circuit for OUTn




TIMING DIAGRAMS





(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 9. Input Timing



- (1) Input pulse rise and fall time is 1 ns to 3 ns.
- (2) Input pulse high level is V_{CC} and low level is GND.

Figure 10. Output Timing






Figure 11. Grayscale Data Write and Constant Current Output Timing







Figure 12. Brightness Control Data Write Timing




SID are entered in the GS shift register at the first rising edge of SCLK after XLAT goes low. The SID readout consists of the saved LOD result at the 33rd GSCLK rising edge in the previous display period and the TEF data after the previous TEF data readout.


Figure 13. Status Information Data Read Timing





TYPICAL CHARACTERISTICS


At $V_{CC} = 3.3 \text{ V}$ and $T_A = +25^{\circ}\text{C}$, unless otherwise noted.


















TYPICAL CHARACTERISTICS (continued)

At $V_{CC} = 3.3 \text{ V}$ and $T_A = +25^{\circ}\text{C}$, unless otherwise noted.








Figure 22.

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated



DETAILED DESCRIPTION

Setting for the Maximum Constant Sink Current Value

On the TLC5943, the maximum constant current sink value for each channel, I_{OLCMax} , is determined by an external resistor, R_{IREF} , placed between the IREF and GND pins. The R_{IREF} resistor value is calculated with Equation 1:

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLCMax} (mA)} \times 41$$
(1)

Where:

V_{IREF} = the internal reference voltage on the IREF pin (typically 1.20 V)

 I_{OLCMax} is the largest current for all outputs. Each output sinks the I_{OLCMax} current when it is turned on and the brightness control data are set to the maximum value of 7Fh (127d). The sink current for each output can be reduced by lowering the brightness control data.

 R_{IREF} must be between 984 Ω (typ) and 9.84 $k\Omega$ (typ) in order to keep I_{OLCMax} between 5 mA and 50 mA. The output may become unstable when I_{OLCMax} is set lower than 5 mA. However, output currents lower than 5 mA can be achieved by setting I_{OLCMax} to 5 mA or higher, and then using brightness control to lower the output current.

Figure 14 in the Typical Characteristics and Table 1 show the characteristics of the constant sink current versus the external resistor, R_{IREF}.

Table 1. Maximum Constant Current Output versus External Resistor Value

I _{OLCMax} (mA, Typical)	R _{IREF} (Ω)
50	984
45	1093
40	1230
35	1406
30	1640
25	1968
20	2460
15	3280
10	4920
5	9840

Product Folder Link(s): TLC5943



Brightness Control (BC) Function

The TLC5943 is able to adjust the output current of all channels (OUT0 to OUT15). This function is called *brightness control* (BC). The BC function allows users to adjust the global brightness of LEDs connected to the outputs OUT0 to OUT15. All channel output currents can be adjusted in 128 steps from 0% to 100% of the maximum output current, I_{OLCMax}. The brightness control data are entered into the TLC5943 via the serial interface.

Equation 2 determines the sink current for each output (OUTn):

$$I_{OUTn} (mA) = I_{OLCMax} (mA) \times (\frac{BCn}{127d})$$
(2)

Where:

- I_{OLCMax} = the maximum channel current for each channel determined by R_{IREF}
- BCn = the programmed brightness control value for OUTn (BCn = 0 to 127d)

When the IC is powered on, the data in the Brightness Control Shift Register and data latch 1 and 2 are not set to any default values. Therefore, BC data must be written to the BC latch 1 and 2 before turning on the constant current output.

Table 2 summarizes the BC data versus current ratio and set current value.

Table 2. BC Data versus Current Ratio and Set Current Value

BC DATA (Binary)	BC DATA (Decimal)	BC DATA (Hex)	SET CURRENT RATIO TO MAX CURRENT (%)	OUTPUT CURRENT (mA, Typical) AT I _{OLCMax} = 50 mA	OUTPUT CURRENT (mA, Typical) AT I _{OLCMax} = 5 mA
000 0000	0	00	0.0	0.0	0.00
000 0001	1	01	0.8	0.4	0.04
000 0010	2	02	1.6	0.8	0.08
111 1101	125	7D	98.4	49.2	4.92
111 1110	126	7E	99.2	49.6	4.96
111 1111	127	7F	100.0	50.0	5.00

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated



Grayscale (GS) Function (Enhanced Spectrum PWM Operation)

The TLC5943 has an enhanced spectrum pulse-width modulation (ES PWM) function. In this PWM control, the total display period is divided to 128 display segments. *Total display period* means the timing from the first grayscale clock (GSCLK) input to the 65,536th grayscale clock input after BLANK goes low. Each display period has 512 grayscale as a maximum. The driver (OUTn) on time changes depending on the 16-bit grayscale data. Refer to Table 3 for sequence information and Figure 23 for timing information.

Table 3. ES PWM Drive Turn-On Time Length

GS DATA (Dec)	GS DATA (Hex)	OUTn DRIVER OPERATION
0	0000h	No turn on
1	0001h	Turns on during 1GSCLK period in first display period
2	0002h	Turns on during 1GSCLK period in first and 65th display periods
3	0003h	Turns on during 1GSCLK period in first, 65th, and 33rd display periods
4	0004h	Turns on during 1GSCLK period in first, 65th, 33rd, and 97th display periods
5	0005h	Turns on during 1GSCLK period in first, 65th, 33rd, 97th, and 17th display periods
6	0006h	Turns on during 1GSCLK period in first, 65th, 33rd, 97th, 17th, and 81st display periods
		The number of display periods in which OUTn turns on during 1GSCLK is increased by GS data increasing in the following order. The display period order in which OUTn turns on: 1>65>33>97>17>81>49>113>9>73>41>105>25>89>57>121>5>69>37>101>21> 85>53>117>13>77>45>109>29>93>61>125>3>67>35>99>19>83>51>115>11> 75>43>107>27>91>59>123>7>71>39>103>23>87>55>119>15>79>47>111>31> 95>63>127>2>66>34>98>18>82>50>114>10>74>42>106>26>90>58>122>6>70> 38>102>22>86>54>118>14>78>46>110>30>94>62>126>4>68>36>100>20>84> 52>116>12>76>44>108>28>92>60>124>8>72>40>104>24>88>56>120>16>80> 48>112>32>96>64>128.
127	007Fh	Turns on during 1GSCLK period in first through 127th display period. No turn on in 128th display period only.
128	0080h	Turns on during 1GSCLK period in all (1 through 128th) display periods.
129	0081h	Turns on during 2GSCLK periods in first display period and 1GSCLK period in other display periods.
		The number of display periods in which OUTn turns on during 2GSCLKs increases by GS data as when GS is 130 through 254.
255	00FFh	Turns on during 2GSCLKs period in 1 through 127th display period and turns on 1GSCLK period in 128th display period only.
256	0100h	Turns on during 2GSCLK periods in all (1 through 128th) display periods.
257	0101h	Turns on during 3GSCLK periods in first display period and 2GSCLK periods in other display periods.
		Display period in which OUTn turn-on time increases by GS data, increasing as does above operation
65478	FEFFh	Turns on during 511 GSCLK period in 1 through 127th display period and turns on 510 GSCLK period in 128th display period only.
65279	FF00h	Turns on during 511 GSCLK period in all (1 through 128th) display periods.
65280	FF01h	Turns on during 512 GSCLK period in first display period + 511 GSCLK period in second through 128th display period.
		Display period in which OUTn turn-on time increases by GS data, increasing as does above operation
65534	FFFEh	Turns on during 512 GSCLK period in first through 63rd and 65th through 127th display period, and turns on 511 GSCLK period in 64th and 128th display periods.
65535	FFFFh	Turns on during 512 GSCLK period in first through 127th display periods, and turns on 511 GSCLK period in 128th display period only.

Product Folder Link(s): TLC5943



Constant Current Driver ON/OFF Tming in ES-PWM




Figure 23. PWM Operation Timing



When the IC powers on, the data in the Grayscale Shift Register and latch 1/2 are not set to any default value. Therefore, grayscale data must be written to the Grayscale latch before turning on the constant current output. Additionally, BLANK should be high when the device turns on, to prevent the outputs from turning on before the proper grayscale and brightness control values can be written. All constant current outputs are always off when BLANK is high. Equation 3 determines each output (OUTn) total on time (t_{OUTON}):

$$t_{OUTON}$$
 (ns) = T_{GSCLK} (ns) × GSn (3)

Where:

- T_{GSCLK} = the period of GSCLK
- GSn = the programmed grayscale value for OUTn (GSn = 0 to 65,535d)

Table 4 summarizes the GS data versus OUTn on duty and on time.

Table 4. GS Data versus OUTn Total On Duty

GS DATA (Decimal)	GS DATA (Hex)	ON-TIME DUTY (%)	GS DATA (Decimal)	GS DATA (Hex)	ON-TIME DUTY (%)
0	0	0	32768	8000	50.001
1	1	0.002	32769	8001	50.002
2	2	0.003	32770	8002	50.004
3	3	0.005	32771	8003	50.005
8191	1FFF	12.499	40959	9FFF	62.499
8192	2000	12.5	40960	A000	62.501
8193	2001	12.502	40961	A001	62.502
16381	3FFD	24.996	49149	BFFD	74.997
16382	3FFE	24.997	49150	C000	74.998
16383	3FFF	24.999	49151	C001	75
16384	4000	25	49152	C002	75.001
16385	4001	25.002	49153	C003	75.003
16386	4002	25.003	49154	C004	75.004
16387	4003	25.005	49155	C005	75.006
24575	5FFF	37.499	57343	DFFF	87.5
24576	6000	37.501	57344	E000	87.501
24577	6001	37.502	57345	E001	87.503
32765	7FFD	49.996	65533	FFFD	99.997
32766	7FFE	49.998	65534	FFFE	99.998
32767	7FFF	49.999	65535	FFFF	100

Product Folder Link(s): TLC5943



Auto Display Repeat Function

This function can repeat the total display period without a BLANK signal as long as GSCLK is input as Figure 24 shows. This function can be switched on or off by the data of bit 7 in the first latch of the Brightness Control. When bit 7 is '1', Auto Repeat is enabled and the entire display period repeats without a BLANK signal. When bit 7 is '0', Auto Repeat is disabled and the entire display period executes only one time after the falling edge of BLANK.





Figure 24. Auto Repeat Display Function Timing



Auto Data Refresh Function

This function allows users to input Grayscale (GS) data or Brightness Control (BC) data any time without synchronizing the input to the BLANK signal. If GS data or BC data are input during a display period, the input data are held in the first latch for each data register. Data are then transferred to the second latch when the 65,536th GSCLK occurs. The second latch data are used for the next display period. Figure 25 through Figure 27 show the timing.

However, when the high level signal of BLANK occurs before the 65,536th GSCLK, then the first latch data upload to the second latch immediately. Also, when the XLAT rising edge inputs while BLANK is at a high level, then the selected shift register data are transferred to the first and second latch at the same time. Bit 7 data of BC update immediately whenever the data are written into the first latch.



If there is no BLANK input when Auto Repeat is enabled.

Figure 25. Auto Refresh Data Function Timing 1






Figure 26. Auto Refresh Data Function Timing 2

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated






Figure 27. Auto Refresh Data Function Timing 3



Grayscale (GS) Shift Register and Data Latch

The Grayscale (GS) Shift Register and data latch 1 and 2 are each 256 bits in length, and set the PWM timing for each constant current driver. See Table 4 for the ON time duty of each GS data bit. Figure 28 shows the shift register and latch configuration. Refer to Figure 11 for the timing diagram for writing data into the GS shift register and latch.

The driver on time is controlled by the data in the GS second data latch. GS data can be set into the latch by the rising edge of XLAT with BCSEL = low after writing data into the GS shift register with SIN and GSCLK with BCSEL = low. A BCSEL level change occurs during SCLK = low, and after 100 ns from the rising edge of XLAT. When the device powers up, the data in the GS shift register and latches are not set to any default value. Therefore, GS data must be written to the GS latch before turning on the constant current output. Also, BLANK should be at a high level when powering on the device, because the constant current may be turned on as well. All constant current output is off when BLANK is at a high level.




Figure 28. Grayscale Shift Register and Data Latch Configuration



Brightness Control (BC) Shift Register and Data Latch

The Brightness Control (BC) data shift register and the first latch are each 8 bits long; the second latch is 7 bits long. The lower 7 bits in the latch are used to adjust the constant current value for all channels of the constant current driver. The MSB of the first latch is used for the auto repeat mode setting. Table 5 shows the ratio of setting the current value against the maximum current value for each BC data point. Figure 29 shows the shift register and latch configuration for BC data. Figure 12 shows the timing for writing data.

The driver constant current value is controlled by the data in the second BC data latch. BC data can be set into the latch at the rising edge of XLAT with BCSEL = high after writing the data into the BC Shift Register by SIN and SCLK with BCSEL = high. A BCSEL level change occurs during SCLK = low and after 100 ns from the rising edge of XLAT. When powered up, the data in the BC Shift Register and latches are not set to any default value. Therefore, brightness data must be written to the BC latch before turning on the constant current output.

BC Data (Dec)	BC Data (Lower 7 Bits; Hex)	Ratio of Setting Current Value Against MAX Value (%)
0	0	0
1	1	0.8
2	2	1.6
3	3	2.4
125	7D	98.4
126	7E	99.2
127	7F	100

Table 5. BC Data vs Current Ratio




Figure 29. Brightness Control Shift Register and Latch Configuration

Copyright © 2007, Texas Instruments Incorporated



Status Information Data (SID)

Status information data (SID) are 17-bit, read-only data. Both the LED open detection (LOD) error and the thermal error flag (TEF) are shifted out onto the SOUT pin with each rising edge of the shift clock, SCLK. The 16 LOD bits for each channel and the TEF bit are written into the 17 most significant bits of the Grayscale Shift Register at the rising edge of the first SCLK after XLAT goes low. As a result, the previous data in the 17 most significant bits are lost at the same time. No data are loaded into the other 175 bits. Figure 30 shows the bit assignments. Figure 13 illustrates the read timing for the status information data.




Figure 30. Status Information Data Configuration

The LOD data update at the rising edge of the 33rd GSCLK pulse after BLANK goes low; the LOD data are retained until the next 33rd GSCLK. LOD data are only checked for outputs that are turned on during the rising edge of the 33rd GSCLK pulse. A '1' in an LOD bit indicates an open LED or short LED to GND condition for the corresponding channel. A '0' indicates normal operation. LOD shows a '0' even if the LED is open or shorted to GND when the grayscale data are less than 1000h (4096d). Therefore, grayscale data must be greater than 1001h (4097d) to correctly receive LOD data.

The TEF bit indicates that the IC temperature is too high. The flag also indicates that the IC has turned off all drivers to avoid damage by overheating the device. A '1' in the TEF bit means that the IC temperature has exceeded the detect temperature threshold $(T_{(TEF)})$ and the driver is turned off. A '0' in the TEF bit indicates normal operating temperature conditions. The IC automatically turns the drivers back on when the IC temperature decreases to less than $T_{(TEF)} - T_{(HYS)}$. When the IC powers on, LOD data do not show correct values. Therefore, LOD data must be read from the 33rd GSCLK pulse input after BLANK goes low. Table 6 shows a truth table for both LOD and TEF.

CONDITION

SID DATA LED OPEN DETECTION (LODn) THERMAL ERROR FLAG (TEF)

Table 6. LOD and TEF Truth Table

LED is connected (V_{OUTn} > V_{LOD})

LED is open or shorted to GND (V_{OUTn} ≤ V_{LOD})

Submit Documentation Feedback

0

1

Device temperature is low (temp $\leq T_{(TEF)} - T_{(HYS)}$)

Device temperature is high (temp $> T_{(TEF)}$)



Noise Reduction

Large surge currents may flow through the IC and the printed circuit board (PCB) on which the device is mounted if all 16 LED channels turn on simultaneously at the start of each grayscale cycle. These large current surges could introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5943 turns on the LED channels in a series delay to provide a circuit soft-start feature. The output current sinks are grouped into four groups of four channels each. The first group is OUT0,4,8,12; the second group is OUT1,5,9,13; the third group is OUT2,6,10,14; and the fourth group is OUT3,7,11,15. Each group is turns on sequentially with a small delay between groups; see Figure 11. Both turn-on and turn-off are delayed.

Continuous Base LED Open Detection

When the 33rd GSCLK goes high in the first display period after a BLANK falling edge, the LED open detection (LOD) circuit checks the voltage of each constant current output (OUT0 through OUT15 = OUTn) that is turned on to detect open LEDs and short LEDs to GND. Then, if the voltage of OUTn is less than the LED open detection threshold ($V_{LOD} = 0.3 \ V_{TYP}$), it sets '1' as the error flag to the LOD error bit that corresponds with the error channel in the Status Information Data (SID) register. Also, the XERR pin level moves from Hi-Z at the same time. As a result, GS data should be over 1001h (4097d) to get the LOD result. The OUTn channel that has the detected LOD error is forced off to avoid an increase in the V_{CC} supply current. OUTn turns on at the first GSCLK after a BLANK falling edge again. LOD data are kept until the next 33rd rising edge of GSCLK in the first display period after a BLANK falling edge. LOD is always '0' when grayscale data are less than 1001h (4097d). XERR is forced to a Hi-Z state while BLANK is high. When powered up, LOD data are not set to any default value. Therefore, SID data must be used after OUTn turns on with over 1001h GS data. Figure 31 shows the LED Open Detection timing.




Figure 31. LED Open Detection (LOD) Timing

Copyright © 2007, Texas Instruments Incorporated



Auto Output Off

If the active OUTn channel is not connected to an LED or if LED is shorted to GND, then V_{CC} consumption current increases. In order to avoid this event, the device has an auto output off function. This function turns off channel OUTn with a detected LED opening or LED shorting to GND at the 33rd GSCLK after BLANK goes low automatically. V_{CC} current can be saved by this function. OUTn is controlled normally again after BLANK goes low. Figure 32 illustrates the auto output off function.




Figure 32. Auto Output Off Function



Thermal Shutdown and Thermal Error Flag

The Thermal Shutdown (TSD) function turns off all of the constant current outputs on the IC immediately when the junction temperature (T_J) exceeds the threshold ($T_{(TEF)} = +162^{\circ}C$, typ) and sets the thermal error flag (TEF) to '1'. The XERR pin goes low at the same time. The XERR pin level and the TEF level are kept until the first SCLK falling edge after an XLAT falling edge of grayscale data. Then if T_J is still greater than $T_{(TEF)}$, TEF continues at '1' while XERR remains low. If T_J becomes less than $T_{(TEF)} - T_{(HYS)}$, TEF is set to '0' and XERR becomes Hi-Z. XERR is not forced to a Hi-Z state while BLANK is high. Therefore, the error type TEF or LOD can be distinguished from the BLANK signal control. OUTn is turned on at the first GSCLK after the BLANK falling edge if T_J becomes less than $T_{(TEF)} - T_{(HYS)}$ at the BLANK rising edge.

When the IC powers on, TEF may be set and all output is forced off. Therefore, an XLAT pulse and a BLANK rising edge should be input once to turn on the output. Figure 33 illustrates the TEF/TSD/XERR timing sequence.




Figure 33. TEF/TSD/XERR timing

POWER DISSIPATION CALCULATION

The device power dissipation must be below the power dissipation rate of the device package (illustrated in Figure 15) to ensure correct operation. Equation 4 calculates the power dissipation of the device:

$$P_{D} = (V_{CC} \times I_{CC}) + \left[V_{OUT} \times I_{MAX} \times N \times \frac{BCn}{127d} \times d_{PWM} \right]$$
(4)

Where:

- V_{CC} = device supply voltage
- I_{CC} = device supply current
- V_{OUT} = OUTn voltage when driving LED current
- I_{MAX} = LED current adjusted by R_(IREF) resistor
- BCn = maximum BC value for OUTn
- N = number of OUTn driving LED at the same time
- d_{PWM} = duty ratio defined by BLANK pin or GS PWM value

Copyright © 2007, Texas Instruments Incorporated

www.ti.com 19-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5943PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5943	Samples
TLC5943PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5943	Samples
TLC5943RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5943	Samples
TLC5943RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5943	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 19-Oct-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5943PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TLC5943RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TLC5943RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
TLC5943PWPR	HTSSOP	PWP	28	2000	356.0	356.0	35.0
TLC5943RHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
TLC5943RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5943PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16

PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated