

## LDO AND DUAL SWITCH WITH CONTROLLED RISE TIMES FOR DSP AND PORTABLE APPLICATIONS

#### FEATURES

- Two 340-mΩ (Typical) High-Side MOSFETs
- 200 mA Low-Dropout Voltage Regulator In Fixed 3.3-V or Adjustable Versions
- Independent Thermal- and Short-Circuit Protection for LDO and Each Switch
- Overcurrent Indicators With Transient Filter
- 2.9-V to 5.5-V Operating Range
- CMOS- and TTL-Compatible Enable Inputs
- 75-μA (Typical) Supply Current
- Available in 10-Pin MSOP or 14-Pin TSSOP (PowerPAD™)
- -40°C to 85°C Ambient Temperature Range

#### APPLICATIONS

- USB Hubs and Peripherals
  - Keyboards
  - Zip Drives
  - Speakers and Headsets
- PDAs and Portable Electronics
- DSP Power Sequencing

#### DESCRIPTION


Two power-distribution switches and an adjustable (TPS2145) or fixed (TPS2147) LDO are incorporated in one small package, providing a power management solution that saves up to 60% in board space over typical implementations.

Designed to meet USB 2.0 bus-powered hub requirements, these devices also allow core and I/O voltage sequencing in DSP applications, or power segmentation in portable equipment. Each current-limited switch is a 340-m $\Omega$  N-channel MOSFET capable of supplying 200 mA of continuous current. A logic enable compatible with 5-V logic and 3-V logic controls each MOSFET as well as the LDO in the TPS2145. The internal charge pump provides the gate drive controlling the power-switch rise times and fall times, minimizing current surges during switching. The charge pump requires no external components.

The LDO has a drop-out voltage of only 0.35 V and with the independent enable on the TPS2145 LDO, the LDO can be used as an additional switch. The LDO output range for the TPS2145 is 1 V to 3.3 V, while the TPS2147 is fixed at 3.3 V.

The TPS2145 and TPS2147 have active-low switch enables and the TPS2155 and TPS2157 have active-high switch enables.

#### LDO and dual switch family selection guide and schematics





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated


## TPS2145, TPS2147 TPS2155, TPS2157


SLVS333 - AUGUST 2001

	AVAILABLE OPTIONS	6			
		PACKAGE	PACKAGED DEVICES		
TA	DESCRIPTION	AND PIN COUNT	ACTIVE LOW (SWITCH)	ACTIVE HIGH (SWITCH)	
	Adjustable LDO with LDO enable	TSSOP-14	TPS2145IPWP	TPS2155IPWP	
	3.3-V fixed LDO	MSOP-10	TPS2147IDGQ	TPS2157IDGQ	
$-40^{\circ}$ C to $85^{\circ}$ C	3.3-V Fixed LDO with LDO enable and LDO output switch	MSOP-8	TPS2148IDGN	TPS2158IDGN	
	3.3-V Fixed LDO, shared input with switches	MSOP-8	TPS2149IDGN	TPS2159IDGN	

NOTE: All options available taped and reeled. Add an R suffix (e.g. TPS2145IPWPR)







<sup>†</sup> Pin 9 and 10 are active high for TPS2157.

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Input voltage range: V <sub>I(VIN/SWIN1)</sub> , V <sub>I(SWIN2)</sub> ,V <sub>I(ENx)</sub> , V <sub>I(LDO_EN)</sub> Output voltage range: V <sub>O(OUTx)</sub> , V <sub>O(LDO_OUT)</sub> , V <sub>O(OCx)</sub>	–0.3 V to 6 V
Maximum output current, I <sub>O(OCx)</sub>	
Continuous total power dissipation	. See Dissipation Rating Table
Operating virtual-junction temperature range, T <sub>J</sub>	–40°C to 110°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge (ESD) protection: Human body model	
Charged device model (CDM)	1 kV

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltages are with respect to GND.

DISSIPATION RATING TABLE								
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING				
MSOP10	1293.1 mW	17.2 mW/°C	517.2 mW	258.6 mW				
PWP14	2000 mW	26.6 mW/°C	800 mW	400 mW				



#### recommended operating conditions

		MIN	MAX	UNIT
	VI(VIN/SWIN1)	2.9	5.5	
Input voltage	VI(SWIN2)	2.9	5.5	V
input voltage	VI(ENx)	0	5.5	v
	VI(LDO_EN)	0	5.5	
	LDO_OUT		200	
Continuous output current, I <sub>O</sub>	OUT1, OUT2		150	mA
	LDO_OUT	275	550	
Output current limit, IO(LMT)	OUT1, OUT2	200	400	mA
Operating virtual-junction temperature	ange, TJ	-40	100	°C

## electrical characteristics over recommended operating junction-temperature range, 2.9 V $\leq$ V<sub>I(VIN/SWIN1)</sub> $\leq$ 5.5 V, 2.9 V $\leq$ V<sub>I(SWIN2)</sub> $\leq$ 5.5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

gene	ral						
	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Off-state supply current		$ \begin{array}{l} V_{I}(\overline{ENx}) = 5 \ V \ (inactive), \\ V_{I}(LDO\_EN) = 0 \ V \ (inactive), \\ V_{O}(LDO\_OUT) = no \ load, \\ V_{O}(OUTx) = no \ load \end{array} $			20	μΑ
	Forward leakage current	VI(VIN/SWIN1) = 5 V, VI(SWIN2) = 5 V				1	μΑ
		VI(VIN/SWIN1) = 5 V,	V <sub>I(LDO_EN)</sub> = 5 V (active), V <sub>I(ENx)</sub> = on (active)			150	μΑ
ų	Total input current at VIN/SWIN1 and SWIN2	VI(SWIN2) = 5 V, No load on OUTx,	$V_{I(LDO\_EN)} = 0 V \text{ (inactive)}, V_{I(ENx)} = \text{ on (active)}$			100	μΑ
		No load on LDO_OUT	$V_{I(LDO_EN)} = 5 V \text{ (active)},$ $V_{I(ENx)} = \text{off (inactive)}$			100	μΑ



# electrical characteristics over recommended operating junction-temperature range, 2.9 V $\leq$ V<sub>I</sub>(VIN/SWIN1</sub>) $\leq$ 5.5 V, 2.9 V $\leq$ V<sub>I</sub>(SWIN2) $\leq$ 5.5 V, V<sub>I</sub>(ENx) = 0 V or V<sub>I</sub>(ENx) = 5 V, V<sub>I</sub>(LDO\_EN) = 5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

#### power switches

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	Static drain-source on-state resistance,	$T_J = -40^{\circ}C$ to $100^{\circ}C$ , $IO(LDO_OUT) = 200 \text{ mA}$ IOUT1 and IOUT2 = 150	, mA			580	0
<sup>r</sup> DS(on)	VIN/SWIN1 or SWIN2 to OUTx	TJ = 25°C, IO(LDO_OUT) = 200 mA IOUT1 and IOUT2 = 150	" mA		340		mΩ
			$V_{I}(\overline{ENx}) = 5 V,$ $V_{I}(ENx) = 0 V,$ SWIN2 floating, $V_{I}(VIN/SWIN1) = 5 V$			10	
l <sub>lkg</sub> (R)	Reverse leakage current at OUTx	V <sub>O(OUTx)</sub> = 5 V, LDO_EN = don't care				10	μΑ
			$V_{I}(\overline{ENx}) = 5 V,$ $V_{I}(ENx) = 0 V,$ $V_{I}(SWIN2) = 0,$ $V_{I}(VIN/SWIN1) = 0 V$			10	
IOS	Short circuit output current	OUTx connected to GND circuit	), device enabled into short	0.2		0.4	А
	Delay time for asserting OC flag	From IOUTx at 95% of c	urrent limit level to 50% OC		5.5		ms
	Delay time for deasserting OC flag	From IOUTx at 95% of c	urrent limit level to 50% $\overline{\text{OC}}$		10.5		ms

#### timing parameters, power switches

	PARAMETER	TEST CO	NDITIONS	MIN	TYP MAX	UNIT	
	Turners firme OUTU switch (see Note 1)	CL = 100 μF	D. 00 0	0.5	6		
ton	Turnon time, OUTx switch, (see Note 1) $C_L = 1 \mu F$ $R_L = 33 \Omega$	0.1	3				
	Turneff time OUTu quitab (and Nate 4)	CL = 100 μF	<b>D</b> 22.0	5.5	12		
toff	Turnoff time, OUTx switch (see Note 1)	CL = 1 μF	R <sub>L</sub> = 33 Ω	$R_L = 33 \Omega$	0.05	4	ms
		$C_L = 100 \ \mu F$	<b>D</b> 00.0	0.5	5		
tr	Rise time, OUTx switch (see Note 1)	C <sub>L</sub> = 1 μF	R <sub>L</sub> = 33 Ω	0.1	2		
÷.	Foll time OLITY quitab (and Note 1)	CL = 100 μF	P 22 O	5.5	9		
tf	Fall time, OUTx switch (see Note 1) $C_L = 1 \ \mu F$ $R_L = 33 \ \Omega$	0.05	1.2				

NOTE 1. Specified by design, not tested in production.

#### undervoltage lockout at VIN/SWIN1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO Threshold		2.2		2.85	V
Hysteresis (see Note 1)			260		mV
Deglitch (see Note 1)		50			μs

NOTE 1. Specified by design, not tested in production.



electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I</sub>(VIN/SWIN1</sub>)  $\leq$  5.5 V, 2.9 V  $\leq$  V<sub>I</sub>(SWIN2)  $\leq$  5.5 V, V<sub>I</sub>(ENx) = 0 V or V<sub>I</sub>(ENx) = 5 V, V<sub>I</sub>(ENx) = 5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted) (continued)

#### undervoltage lockout at SWIN2

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO Threshold		2.2		2.85	V
Hysteresis (see Note 1)			260		mV
Deglitch (see Note 1)		50			μs

NOTE 1. Specified by design, not tested in production.

electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I(VIN/SWIN1)</sub>  $\leq$  5.5 V, 2.9 V  $\leq$  V<sub>I(SWIN2)</sub>  $\leq$  5.5 V, V<sub>I(ENx)</sub> = 0 V or V<sub>I(ENx)</sub> = 5 V, V<sub>I(LDO\_EN)</sub> = 5 V, C<sub>L(LDO\_OUT)</sub> = 10  $\mu$ F, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

fixed-voltage regulator, 3.3 V

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
VO	Output voltage, dc	VI(VIN/SWIN1) = 4.25 V to 5.25 V, IO(LDO_OUT) = 0.5 mA to 200 mA	3.20	3.3	3.40	V
	Dropout voltage	$V_{I}(VIN/SWIN1) = 3.2 V,$ $I_{O}(LDO_OUT) = 200 mA,$ $I_{O}(OUT1) = 150 mA$			0.35	V
	Line regulation voltage (see Note 1)	$V_{I}(VIN/SWIN1) = 4.25 V \text{ to } 5.25 V,$ $I_{O}(LDO_OUT) = 5 \text{ mA}$			0.1	%/V
	Load regulation voltage (see Note 1)	VI(VIN/SWIN1) = 4.25 V, IO(LDO_OUT) = 5 mA to 200 mA		0.4%	1.15%	
IOS	Short-circuit current limit	VI(VIN/SWIN1) = 4.25 V, LDO_OUT connected to GND	0.275	0.33	0.55	А
lu	Reverse leakage current into LDO_OUT	VO(LDO_OUT) = 3.3 V, VI(VIN/SWIN1) = 0 V, VI(LDO_EN) = 0 V		10		μΑ
l <sub>lkg</sub> (R)		VO(LDO_OUT) = 5.5 V, VI(VIN/SWIN1) = 2.9 V, VI(LDO_EN) = 0 V		10		μΑ
ton	Turnoff time, LDO_EN transitioning low (see Note 1)	R <sub>L</sub> = 16 Ω, C <sub>L(LDO_OUT)</sub> = 10 μF	0.25		1	ms
toff	Turnon time, LDO_EN transitioning high (see Note 1)	R <sub>L</sub> = 16 Ω, C <sub>L(LDO_OUT)</sub> = 10 μF	0.1		1	ms
	Ramp-up time, LDO_OUT (0% to 90%)	$V_{I(LDO\_EN)} = 5 V$ , VIN/SWIN1 ramping up from 10% to 90% in 0.1 ms, $R_L = 16 \Omega$ , $C_L(LDO\_OUT) = 10 \mu F$	0.1		1	ms
	Power supply rejection	$      f = 1 \text{ kHz, } C_{L(LDO\_OUT)} = 4.7  \mu\text{F}, \\ \text{ESR} = 0.25 \ \Omega, \text{ IO} = 5  \text{mA}, \\ \text{V}_{I(VIN/SWIN1)p-p} = 100  \text{mV} } $		50		dB

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTE 1. Specified by design, not tested in production.



## TPS2145, TPS2147 TPS2155, TPS2157

SLVS333 - AUGUST 2001

electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I</sub>(VIN/SWIN1</sub>)  $\leq$  5.5 V, 2.9 V  $\leq$  V<sub>I</sub>(SWIN2</sub>)  $\leq$  5.5 V, V<sub>I</sub>(ENx) = 0 V or V<sub>I</sub>(ENx) = 5 V, V<sub>I</sub>(LDO\_EN) = 5 V, C<sub>L</sub>(LDO\_OUT) = 10  $\mu$ F, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted) (continued)

#### adjustable voltage regulator (Vx = 1 V to 3.3 V)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
VO	Output voltage, dc (see Note 2)	$V_{I}(VIN/SWIN1) = Vx + 0.6 V \text{ to } 5.5 V \text{ and}$ $V_{I}(VIN/SWIN1) > 2.9 V,$ $I_{O} = 0.5 \text{ mA to } 200 \text{ mA}$	0.97Vx	Vx	1.03Vx	V
	Dropout voltage (VIN/SWIN1 to LDO_OUT)	$V_{I}(VIN/SWIN1) = Vx - 0.1 V, I_{O} = 200 mA$			0.5	V
	Line regulation voltage (see Note 1)	$V_{I}(VIN/SWIN1)$ = Vx + 0.6 V to 5.5 V and $V_{I}(VIN/SWIN1)$ > 2.9 V, $I_{O}$ = 5 mA			0.1	%/V
	Load regulation voltage (see Note 1)	$\label{eq:VI(VIN/SWIN1)} \begin{array}{l} = Vx + 0.6 \ V \ to \ 5.5 \ V \ and \\ VI(VIN/SWIN1) > 2.9 \ V, \\ I_O = 5 \ mA \ to \ 200 \ mA \end{array}$		0.4%	1%	
IOS	Short-circuit current limit	VI(VIN/SWIN1) = Vx + 0.6 V to 5.5 V and VI(VIN/SWIN1) > 2.9 V, LDO_OUT connected to GND	0.275	0.33	0.575	A
lu	Reverse leakage current into LDO_OUT	VO(LDO_OUT) = Vx, VI(VIN/SWIN1) = 0 V, VI(LDO_EN) = 0 V		10		μA
l <sub>lkg</sub> (R)	Reverse leakage current into LDO_OUT	$V_{O(LDO_OUT)} = 5.5 V,$ $V_{I(VIN/SWIN1)} = 2.8 V,$ $V_{I(LDO_EN)} = 0 V$		10		μA
t <sub>on</sub>	Turnoff time, LDO_EN transitioning low (see Note 1)	From 50% LDO_EN to 10% LDO_OUT, R <sub>L</sub> = Vx/0.2 $\Omega$ , C <sub>L(LDO_OUT)</sub> = 10 $\mu$ F	0.1		1	ms
toff	Turnon time, LDO_EN transitioning high (see Note 1)	From 50% LDO_EN to 90% LDO_OUT, RL = Vx/0.2 $\Omega$ , CL(LDO_OUT) = 10 $\mu$ F	0.1		1	ms
	Ramp-up time, LDO_OUT (0% to 90%)	$V_{I(LDO\_EN)} = 5 V$ , VIN/SWIN1 ramping up from 10% to 90% in 0.1 ms, $R_{L} = Vx/0.2 \Omega$ , $C_{L(LDO\_OUT)} = 10 \mu F$	0.1		1	ms
	Output tracking OUT1 lag time from LDO_OUT given LDO_EN and EN1 have been asserted si- multaneously to turnon their respective out- puts. Measured at 1 V. (see Note 1)	LDO load R <sub>L</sub> = Vx/0.2 $\Omega$ , C <sub>L</sub> (LDO_OUT) = 10 $\mu$ F, OUT1 R <sub>L</sub> = 33 $\Omega$ , 10 $\mu$ F, V <sub>I</sub> (VIN/SWIN1) = 3.3 V	0		1	ms
	Power supply rejection	f = 1 kHz, C <sub>L</sub> (LDO_OUT) = 4.7 μF, ESR = 0.25 Ω, IO = 5 mA, V <sub>I</sub> (VIN/SWIN1) <sub>P</sub> -p = 100 mV		50		dB

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTES: 1. Specified by design, not tested in production.

2. Does not include error introduced by external resistive divider R1, R2 tolerance.



electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I</sub>(VIN/SWIN1</sub>)  $\leq$  5.5 V, 2.9 V  $\leq$  V<sub>I</sub>(SWIN2)  $\leq$  5.5 V, V<sub>I</sub>(ENx) = 0 V or V<sub>I</sub>(ENx) = 5 V, V<sub>I</sub>(ENx) = 5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

## enable input, ENx (active low)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
Ц	Input current, pullup (source)	$V_{I}(\overline{ENx}) = 0 V$			5	μΑ

#### enable input, ENx (active high)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{IH}}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
Ц	Input current, pulldown (sink)	$V_{I(ENx)} = 5 V$			5	μA

#### enable input, LDO\_EN (active high)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
Ц	Input current, pulldown	$V_{I(LDO_EN)} = 5 V$			5	μΑ
	Falling-edge deglitch (see Note 1)		50			μs

NOTE 1. Specified by design, not tested in production.

#### logic output, OCx


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current sinking at $V_{O} = 0.4 V$		1			mA

#### thermal shutdown characteristics


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
First thermal shutdown (shuts down switch or regulator in overcurrent)	Occurs at or above specified temperature when overcurrent is present.	120			
Recovery from thermal shutdown		110			<b></b>
Second thermal shutdown (shuts down all switches and regulator)	Occurs on rising temperature, irrespective of overcurrent.	155			°C
Second thermal shutdown hysteresis			10		



#### **TPS2145** functional block diagram



#### **TPS2147** functional block diagram





	TEF	RMINAL						
		N	0.		1/0	DESCRIPTION		
NAME	PWI	P-14	DGQ-10		1/0	DESCRIPTION		
	TPS2145	TPS2155	TPS2147	TPS2157				
EN1		14		10	I	Logic level enable to transfer power to OUT1		
EN1	14		10					
EN2		13		9	Ι	Logic level enable to transfer power to OUT2		
EN2	13		9					
GND	8	8	6	6		Ground		
LDO_ADJ	7	7			Ι	User feedback for adjustable regulator		
LDO_EN	10	10			Ι	Logic level LDO enable. Active high.		
LDO_OUT	4	4	4	4	0	LDO output		
NC	6, 9	6, 9				No connection		
OC1	12	12	8	8	0	Overcurrent status flag for OUT1. Open-drain output.		
OC2	11	11	7	7	0	Overcurrent status flag for OUT2. Open-drain output.		
OUT1	1	1	1	1	0	Switch 1 output		
OUT2	5	5	5	5	1	Switch 2 output		
SWIN2	3	3	3	3	I	Input for switch 2		
VIN/SWIN1	2	2	2	2	I	Input for LDO and switch 1; device supply voltage		

#### Terminal Functions

#### detailed description

#### VIN/SWIN1

The VIN/SWIN1 serves as the input to the internal LDO and as the input to one N-channel MOSFET. The fixed or adjustable LDO has a dropout voltage of 0.35 V and is rated for 200 mA of continuous current. The power switch is an N-channel MOSFET with a maximum on-state resistance of 580 m $\Omega$ . Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch is rated at 200 mA, continuous current. VIN/SWIN1 must be connected to a voltage source for device operation.

#### SWIN2

SWIN2 is the input to the other N-channel MOSFET, which also has a maximum on-state resistance of 580 m $\Omega$ . Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch is rated at 200 mA, continuous current.

#### OUTx

OUT1 and OUT2 are the outputs from the internal power-distribution switches.

#### LDO\_OUT

LDO\_OUT is the output of the internal 200-mA LDO. The fixed version of the LDO has an output of 3.3 V. The adjustable version has an output voltage range of 1 V to 3.3 V.

#### LDO\_ADJ

This input only applies to the adjustable LDO version of this device (TPS2145/55). LDO\_ADJ is used to adjust the output voltage anywhere between 1 V and 3.3 V.

#### LDO\_EN

The active high input, LDO\_EN, only applies to the adjustable LDO version of this device (TPS2145/55). LDO\_EN is used to enable the internal LDO and is compatible with TTL and CMOS logic.



#### detailed description (continued)

#### enable (ENx, ENx)

The logic enable disables the power switch. Both switches have independent enables and are compatible with both TTL and CMOS logic.

#### overcurrent (OCx)

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent condition is encountered. The output will remain asserted until the overcurrent condition is removed.

#### current sense

A sense FET monitors the current supplied to the load. Current is measured more efficiently by the sense FET than by conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.


#### thermal sense

A dual-threshold thermal trip is implemented to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 120°C, the internal thermal sense circuitry determines which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Because hysteresis is built into the thermal sense, the switch turns back on after the device has cooled approximately 10 degrees. The switch continues to cycle off and on until the fault is removed.

#### undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2.5 V, a control signal turns off the power switch.

#### PARAMETER MEASUREMENT INFORMATION







## TPS2145, TPS2147 TPS2155, TPS2157

SLVS333 - AUGUST 2001

#### PARAMETER MEASUREMENT INFORMATION







Figure 2. Timing and Internal Voltage Regulator Transition Waveforms















## TPS2145, TPS2147 TPS2155, TPS2157

SLVS333 - AUGUST 2001





#### **TYPICAL CHARACTERISTICS**



#### **APPLICATION INFORMATION**

#### external capacitor requirements on power lines

Ceramic bypass capacitors (0.01- $\mu$  to 0.1- $\mu$ ) between VIN/SWIN1 and GND and SWIN2 and GND, close to the device, are recommended to improve load transient response and noise rejection.

Bulk capacitors (4.7-µF) between VIN/SWIN1 and GND and between SWIN2 and GND are also recommended, especially if load transients in the hundreds of milliamps with fast rise times are anticipated.

A 66- $\mu$ F bulk capacitor is recommended from OUTx to ground, especially when the output load is heavy. This precaution helps reduce transients seen on the power rails. Additionally, bypassing the outputs with a 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### LDO output capacitor requirements

Stabilizing the internal control loop requires an output capacitor connected between LDO\_OUT and GND. The minimum recommended capacitance is a 4.7  $\mu$ F with an ESR value between 200 m $\Omega$  and 10  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic and multilayer ceramic capacitors are all suitable, provided they meet the ESR requirements.

The adjustable LDO (for voltages lower than 3 V) requires a bypass capacitor across the feedback resistor as shown in Figure 18. The value of this capacitor is determined by using the following equation:

$$C_{f} = \frac{1}{(63.7e^{3} \times 2 \times 3.14 \times R1)} - 4 \text{ pf}$$

(1)

where R1 is derived by programming the adjustable LDO (see programming the adjustable LDO regulator section shown below).



#### **APPLICATION INFORMATION**

#### programming the adjustable LDO regulator

The output voltage of the TPS2145 adjustable regulator is programmed using an external resistor divider as shown in Figure 18. The output voltage is calculated using:

$$LDO\_OUT = V_{ref} \left( 1 + \frac{R1}{R2} \right)$$

(2)

where  $V_{ref} = 0.8 V$  typical (internal reference voltage).

Resistors R1 and R2 should be chosen for approximately  $4-\mu A$  (minimum) divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as a minimum load is required to sink the LDO forward leakage and maintain regulation. The recommended design procedure is to choose R2 = 200 k $\Omega$  to set the divider current at  $4-\mu A$  and then solve the LDO\_OUT equation for R1.




Figure 18. External Resistor Divider

OUTPUT VOLTAGE	R1	R2	Cfb							
3.3	625 kΩ	200 kΩ	NR <sup>†</sup>							
3.0	550 kΩ	200 kΩ	NR <sup>†</sup>							
2.5	425 kΩ	200 kΩ	2 pf							
1.8	250 kΩ	200 kΩ	6 pf							
1.5	175 kΩ	200 kΩ	10.3 pf							
1.0	50 kΩ	200 kΩ	46 pf							

#### OUTPUT VOLTAGE PROGRAMMING GUIDE

<sup>†</sup>NR – Not required

#### overcurrent

A sense FET is used to measure current through the device. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output is shorted before the device is enabled or before VIN has been applied. The TPS2145 and TPS2147 sense the short and immediately switch to a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a very short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.



#### **APPLICATION INFORMATION**

#### overcurrent (continued)

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The TPS2145 and TPS2147 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

#### **OC** response

The OCx open-drain output is asserted (active low) when an overcurrent condition is encountered. The output will remain asserted until the overcurrent condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. The TPS2145 and TPS2147 are designed to reduce false overcurrent reporting. An internal overcurrent transient filter eliminates the need for external components to remove unwanted pulses. Using low-ESR electrolytic capacitors on OUTx lowers the inrush current flow through the device during hot-plug events by providing a low-impedance energy source, also reducing erroneous overcurrent reporting.

#### power dissipation and junction temperature

The major source of power dissipation for the TPS2145 and TPS2147 comes from the internal voltage regulator and the N-channel MOSFETs. Checking the power dissipation and junction temperature is always a good design practice and it starts with determining the  $r_{DS(on)}$  of the N-channel MOSFET according to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from the graphs shown in the Typical Characteristics section of this data sheet. Using this value, the power dissipation per switch can be calculated using:

$$\mathsf{P}_{\mathsf{D}} = \mathsf{r}_{\mathsf{DS}(\mathsf{on})} \times \mathsf{I}^2 \tag{3}$$

Multiply this number by two to get the total power dissipation coming from the N-channel MOSFETs.

The power dissipation for the internal voltage regulator is calculated using:

$$P_{D} = \left(V_{I} - V_{O(min)}\right) \times I_{O}$$
(4)

The total power dissipation for the device becomes:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \mathsf{P}_{\mathsf{D}(\mathsf{voltage regulator})} + \left(2 \times \mathsf{P}_{\mathsf{D}(\mathsf{switch})}\right)$$
(5)

Finally, calculate the junction temperature:

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A}$$
(6)

Where:

T<sub>A</sub> = Ambient Temperature °C

 $R_{\theta JA}$  = Thermal resistance °C/W, equal to inverting the derating factor found on the power dissipation table in this data sheet.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.



#### **APPLICATION INFORMATION**

#### thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS2145 and TPS2147 into constant-current mode at first, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels.

The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2145 and TPS2147 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition, the junction temperature will rise. Once the die temperature rises to approximately 120°C, the internal thermal-sense circuitry checks to determine which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 120°C and reach 155°C, the device will turn off.

#### undervoltage lockout (UVLO)

An undervoltage lockout ensures that the device (LDO and switches) is in the off state at power up. The UVLO will also keep the device from being turned on until the power supply has reached the start threshold (see undervoltage lockout table), even if the switches are enabled. The UVLO will also be activated whenever the input voltage falls below the stop threshold as defined in the undervoltage lockout table. This function facilitates the design of hot-insertion systems where it is not possible to turn off the power switches before input power is removed. Upon reinsertion, the power switches will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

#### universal serial bus (USB) applications

The universal serial bus (USB) interface is a multiplexed serial bus operating at either 12-Mb/s, or 1.5-Mb/s for USB 1.1, or 480 Mb/s for USB 2.0. The USB interface is designed to accommodate the bandwidth required by PC peripherals such as keyboards, printers, scanners, and mice. The four-wire USB interface was conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3-V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

The TPS2145 and TPS2147 are well suited for USB hub and peripheral applications. The internal LDO can be used to provide the 3.3-V power needed by the controller while the dual switches distribute power to the downstream functions.



#### **APPLICATION INFORMATION**

#### **USB** power-distribution requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44  $\Omega$  and 10  $\mu$ F)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA


The feature set of the TPS2145 and TPS2147 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions.

#### **USB** applications

Figure 19 shows the TPS2147 being used in a USB bus-powered/self-powered peripheral design. The internal 3.3-V LDO is used to provide power for the USB function controller as well as to the 1.5-k $\Omega$  pullup resistor.

In bus-powered mode, switch 1 provides power to the 5-V circuitry. In self-powered mode, switch 2 provides power to the 5-V circuitry while the USB 5-V still provides power to the 3.3-V LDO (USB allows self-powered devices to draw up to 100 mA from  $V_{BUS}$ ).





#### **APPLICATION INFORMATION**

Figure 19. TPS2147 USB Bus-Powered/Self-Powered Peripheral Application

#### **DSP** applications


Figure 20 shows the TPS2145 in a DSP application. DSPs use a 1.8-V core voltage and a 3.3-V I/O voltage. In this type of application, the TPS2145 adjustable LDO is configured for a 1.8-V output specifically for the DSP core voltage.

The additional 3.3-V circuitry is powered through switch 1 of the TPS2145 only after the DSP is up and running. Switch 2 is used to provide power to additional circuitry operating from a different voltage source. This switch is also controlled by the DSP.

Figures 21 thru 23 show the TPS2145 in various DSP applications using a supply voltage supervisor (SVS) chip to control the enable for the 3.3 V powering up the DSP I/O circuitry.



#### **APPLICATION INFORMATION**










Figure 21. TPS2145 DSP With SVS Application





**APPLICATION INFORMATION** 









#### **APPLICATION INFORMATION**

#### power supply sequencing

DSPs typically do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

#### system level design consideration

System level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

#### power supply design consideration

For some DSP systems, the core supply may be required to provide a considerable amount of current until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s). Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2147IDGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 100	AWL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## DGQ 10

3 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **DGQ0010D**



## **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




## **DGQ0010D**

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




## DGQ0010D

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated