



# CARDBUS POWER-INTERFACE SWITCHES FOR SERIAL PCMCIA CONTROLLERS


#### **FEATURES**

- Provides S-CARD and M-CARD Power Management for CableCARD™ Applications
- Single-Slot Switch: TPS2220A
   Dual-Slot Switches: TPS2223A, TPS2224A,
   TPS2226A
- Fast Current Limit Response Time
- Fully Integrated VCC and VPP Switching for 3.3 V, 5 V, and 12 V (no 12 V on TPS2223A)
- Meets Current PC Card<sup>™</sup> Standards
- V<sub>pp</sub> Output Selection Independent of V<sub>CC</sub>
- 12-V and 5-V Supplies Can Be Disabled
- TTL-Logic Compatible Inputs
- Short-Circuit and Thermal Protection
- 24-Pin HTSSOP, 24- or 30-Pin SSOP
- 140-μA (Typical) Quiescent Current from 3.3-V Input
- Break-Before-Make Switching
- Power-On Reset
- -40°C to 85°C Operating Ambient Temperature Range

#### **APPLICATIONS**

- Notebook and Desktop Computers
- Bar Code Scanners
- Digital Cameras
- Set-Top Boxes
- PDAs

#### TPS2223A, TPS2224A DB OR PWP PACKAGE (TOP VIEW)



NC - No internal connection

#### **DESCRIPTION**

The TPS2223A, TPS2224A, and TPS2226A CardBus<sup>TM</sup> power-interface switches provide an integrated power-management solution for two PC Card sockets. The TPS2220A is a single-slot option for this family of devices. These devices allow the controlled distribution of 3.3 V, 5 V, and 12 V to each card slot. The current-limiting and thermal-protection features eliminate the need for fuses. Current-limit reporting helps the user isolate a system fault. The switch  $r_{DS(on)}$  and current-limit values have been set for the peak and average current requirements stated in the PC Card specification, and optimized for cost. A faster maximum current limit response time is the only difference between the TPS2223A, TPS2224A, and TPS2226A and the TPS2223, TPS2224, and TPS2226.

Like the TPS2214 and TPS2214A and the TPS2216 and TPS2216A, this family of devices supports independent VPP/VCC switching; however, the standby and interface-mode pins are not supported. Shutdown mode is now supported independently on SHDN as well as in the serial interface. Optimized for lower power implementation, the TPS2223A does not support 12-V switching to VPP. For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CableCARD is a trademark of Cable Tevelision Laboratories, Inc..
PC Card, CardBus are trademarks of PCMCIA (Personal Computer Memory Card International Association).
All other trademarks are the property of their respective owners.

<sup>&</sup>lt;sup>†</sup> Pin 7 and 20 are NC for TPS2223A.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			TPA222xA	UNIT	
		V <sub>I(3.3V)</sub>	-0.3 to 5.5	V	
$V_{I}$	Input voltage range for card power	V <sub>I(5V)</sub>	-0.3 to 5.5	V	
		V <sub>I(12V)</sub> <sup>(2)</sup>	-0.3 to 14	V	
	Logic input/output voltage		-0.3 to 6	V	
.,	Output voltogo	V <sub>O(xVCC)</sub>	-0.3 to 6	V	
Vo	Output voltage	V <sub>O(xVPP)</sub>	-0.3 to 14	V	
	Continuous total power dissipation		See Dissipation Rating	Table	
	Output current	I <sub>O(xVCC)</sub>	Internally Limited		
IO	Output current	I <sub>O(xVPP)</sub>	Internally Limited	d	
TJ	Operating virtual junction temperature ran	nge	-40 to 100	°C	
T <sub>stg</sub>	Storage temperature range		-55 to 150	°C	
	OC sink current		10	mA	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PAC	PACKAGE <sup>(1)</sup> T <sub>A</sub> ≤ 25°C  POWER RATING		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DB	24	890 mW	8.9 mW/°C	489 mW	356 mW
DB	30	1095 mW	10.95 mW/°C	602 mW	438 mW
PWP	24	3322 mW	33.22 mW/°C	1827 mW	1329 mW

<sup>(1)</sup> These devices are mounted on an JEDEC low-k board (2-oz. traces on surface).

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
	Input voltage, V <sub>I(3.3V)</sub> is required for all circuit	V <sub>I(3.3V)</sub> <sup>(1)</sup>	3	3.6	
	operations. 5V and 12V are only required for	V <sub>I(5V)</sub>	3	5.5	V
	their respective functions.	V <sub>I(12V)</sub> <sup>(2)</sup>	7	13.5	
	Output ourront	$I_{O(xVCC)}$ at $T_J = 100^{\circ}C$		1	Α
IO	Output current	$I_{O(xVPP)}$ at $T_J = 100^{\circ}C$		100	mA
f <sub>(clock)</sub>	Clock frequency			2.5	MHz
		Data	200		
	Pulse duration	Latch	250		
t <sub>w</sub>	Pulse duration	Clock	100		ns
		Reset	100		
t <sub>h</sub>	Data-to-clock hold time (see Figure 2)		100		ns
t <sub>su</sub>	Data-to-clock setup time (see Figure 2)		100		ns
t <sub>d(latch)</sub>	Latch delay time (see Figure 2)		100		ns
t <sub>d(clock)</sub>	Clock delay time (see Figure 2)		250		ns

<sup>(1)</sup> It is understood that for  $V_{I(3,3V)} < 3 \text{ V}$ , voltages within the absolute maximum ratings applied to pin 5V or pin 12V do not damage the IC.

<sup>(2)</sup> Not applicable for TPS2223A

<sup>(2)</sup> Not applicable for TPS2223A



RECOMMENDED OPERATING CONDITIONS (continued)

		MIN	MAX	UNIT
T <sub>J</sub>	Operating virtual junction temperature (maximum to be calculated at worst case $P_{\text{D}}$ at $85^{\circ}\text{C}$ ambient)	-40	100	°C

#### **ELECTRICAL CHARACTERISTICS**

 $T_J = 25^{\circ}C$ ,  $V_{I(5V)} = 5$  V,  $V_{I(3.3V)} = 3.3$  V,  $V_{I(12V)} = 12$  V (not applicable for TPS2223A), all outputs unloaded (unless otherwise noted)

	PARAMET	ER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
POWER	SWITCH								
		3.3V to xVCC (2)		I <sub>O</sub> = 750 mA each		85	110		
		3.3V to XVCC		$I_O = 750$ mA each, $T_J = 100$ °C			110	140	mΩ
		5V to xVCC <sup>(2)</sup>		I <sub>O</sub> = 500 mA each			95	130	11177
_	Static drain-source on-state resistance	SV 10 XVCC (7		$I_O = 500$ mA each, $T_J = 100$ °C			120	160	
IDS(on)		3.3V or 5V to xVF	DD (2)	I <sub>O</sub> = 50 mA each			0.8	1	
		3.3V 01 3V 10 XVF	Γ''	$I_O = 50$ mA each, $T_J = 100$ °C			1	1.3	Ω
		12V to xVPP <sup>(2)</sup>		I <sub>O</sub> = 50 mA each			2	2.5	22
		120 10 XVFF 17		$I_O = 50$ mA each, $T_J = 100$ °C			2.5	3.4	
	Output discharge	Discharge at xVC	С	I <sub>O(disc)</sub> = 1 mA		0.5	0.7	1	kΩ
	resistance	Discharge at xVP	Р	I <sub>O(disc)</sub> = 1 mA	0.2	0.4	0.5	K22	
			Limit (steady-state value), output	I <sub>OS(xVCC)</sub>	1	1.4	2	Α	
	0			powered into a short circuit	I <sub>OS(xVPP)</sub>	120	200	300	mA
los	Short-circuit output current			Limit (steady-state value), output	I <sub>OS(xVCC)</sub>	1	1.4	2	Α
				powered into a short circuit, $T_J = 100^{\circ}C$	I <sub>OS(xVPP)</sub>	120	200	300	mA
TJ	Thermal shutdown	Thermal trip point		Rising temperature		135		°C	
IJ	temperature <sup>(2)</sup>	Hysteresis				10		C	
	Current-limit response time	(3)(4)		5V to xVCC = 5 V, with 100-mΩ short to GND			10		
	Current-iiniit response tiine	, , , ,		5V to xVPP = 5 V, with 100-m $\Omega$ short		3		μs	
			$I_{I(3.3V)}$				140	200	
		Normal operation	I <sub>I(5V)</sub>	$V_O(xVCC) = V_O(xVPP) = 3.3 \text{ V}$ and also for $\overline{RESET} = 0 \text{ V}$			8	12	
	Input current, quiescent		I <sub>I(12V)</sub>				100	180	μΑ
II	input current, quiescent		$I_{I(3.3V)}$				0.3	2	μΑ
		Shutdown mode	I <sub>I(5V)</sub>	$V_O(xVCC) = V_O(xVPP) = Hi-z$			0.1	2	
			$I_{I(12V)}$				0.3	2	
				$V_{O(xVCC)} = 5 \text{ V}, V_{I(5V)} = V_{I(12V)} = 0 \text{ V}$				10	
I <sub>lkg</sub>	Leakage current,			*U(xvCC) = 0 *, *I(5V) = *I(12V) = 0 *	T <sub>J</sub> = 100°C			50	μΑ
·ıкg	output off state	Sdlaowiii iiiodo		$V_{O(xVPP)} = 12 \text{ V}, V_{I(5V)} = V_{I(12V)} = 0 \text{ V}$				10 μΑ	μ.,
				VO(XVPP) - 12 v, vI(5V) - vI(12V) - 0 v	$T_J = 100^{\circ}C$			50	

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

<sup>(2)</sup> TPS2223A, TPS2224A, TPS2226A: two switches on. TPS2220A: one switch on.

<sup>(3)</sup> Specified by design; not tested in production.

<sup>(4)</sup> From application of short to 110% of final current limit.



### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = 25^{\circ}C$ ,  $V_{I(5V)} = 5$  V,  $V_{I(3.3V)} = 3.3$  V,  $V_{I(12V)} = 12$  V (not applicable for TPS2223A), all outputs unloaded (unless otherwise

	PARAM	ETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
LOGIC S	ECTION (CLOCK, DATA			,			
		(5)	RESET = 5.5 V	-1		1	
		I <sub>I(/RESET)</sub> (5)	RESET = 0 V	-30	-20	-10	
		(5)	<u>SHDN</u> = 5.5 V	-1		1	
$I_{\parallel}$	I <sub>I</sub> Input current, logic	I <sub>I(/SHDN)</sub> <sup>(5)</sup>	SHDN = 0 V	-50		-3	μΑ
		(5)	LATCH = 5.5 V			50	
		I <sub>I(LATCH)</sub> <sup>(5)</sup>	LATCH = 0 V	-1		1	
		I <sub>I(CLOCK, DATA)</sub>	0 V to 5.5 V	-1	-1		
V <sub>IH</sub>	High-level input voltage, logic			2			V
V <sub>IL</sub>	Low-level input voltage, logic					0.8	V
V <sub>O(sat)</sub>	Output saturation voltage	ge at <del>OC</del>	I <sub>O</sub> = 2 mA		0.14	0.4	V
I <sub>lkg</sub>	Leakage current at OC		V <sub>O(/OC)</sub> = 5.5 V		0	1	μΑ
UVLO AN	ND POR (POWER-ON RE	SET)					
V <sub>I(3.3V)</sub>	Input voltage at 3.3V pir	n, UVLO	3.3-V level below which all switches are Hi-Z	2.4	2.7	2.9	V
V <sub>hys(3.3V)</sub>	UVLO hysteresis voltag	e at VA <sup>(6)</sup>			100		mV
V <sub>I(5V)</sub>	Input voltage at 5V pin,	UVLO	5-V level below which only 5V switches are Hi-Z	2.3	2.5	2.8	V
V <sub>hys(5V)</sub>	UVLO hysteresis voltag	e at 5V <sup>(6)</sup>	Delay from voltage hit (step from 3 V to 2.3 V) to Hi-Z control (90% $\rm V_G$ to GND)		100		mV
t <sub>df</sub>	Delay time for falling response, UVLO (6)				4		μs
$V_{I(POR)}$	Input voltage, power-on reset <sup>(6)</sup>		3.3-V voltage below which POR is asserted causing a RESET internally with all line switches open and all discharge switches closed.			1.7	V

 <sup>(5)</sup> LATCH has low-current pulldown. RESET and SHDN have low-current pullup.
 (6) Specified by design; not tested in production.



#### **SWITCHING CHARACTERISTICS**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C,  $V_{I(3.3V)}$  = 3.3 V,  $V_{I(5V)}$  = 5 V,  $V_{I(12)}$  = 12 V (not applicable for TPS2223A) all outputs unloaded (unless otherwise noted)

	PARAMETER <sup>(1)</sup>	LOAD CONDITION	TEST CONDITIONS	(2)	MIN TYP	MAX	UNIT
		$C_{L(xVCC)} = 0.1 \mu F, C_{L(xVPP)} = 0.1 \mu F,$	$V_{O(xVCC)} = 5 V$		0.9		
	Output rise times (3)	$I_{O(XVCC)} = 0 A$ , $I_{O(XVPP)} = 0 A$	V <sub>O(xVPP)</sub> = 12 V		0.26		ms
t <sub>r</sub>	Output rise times.	$C_{L(XVCC)} = 150 \mu\text{F},  C_{L(XVPP)} = 10 \mu\text{F},  V_{O(XVCC)} = 5 \text{V}$			1.1		1115
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	$V_{O(xVPP)} = 12 V$		0.6		
		$C_{L(xVCC)} = 0.1 \mu\text{F},  C_{L(xVPP)} = 0.1 \mu\text{F},$	$V_{O(xVCC)} = 5 V$ , Discharge switches ON		0.5		
t <sub>f</sub>	Output fall times (3)	$I_{O(XVCC)} = 0 A$ , $I_{O(XVPP)} = 0 A$	V <sub>O(xVPP)</sub> = 12 V, Discharge switches ON		0.2		ms
		$C_{L(xVCC)} = 150 \mu\text{F},  C_{L(xVPP)} = 10 \mu\text{F},$	$V_{O(xVCC)} = 5 V$		2.35		
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	$V_{O(xVPP)} = 12 V$		3.9		
			Latch↑ to xVPP (12V) <sup>(4)</sup>	t <sub>pdon</sub>	2		
			Laich to XVPP (12V)	t <sub>pdoff</sub>	0.62		- ms
			Latch↑ to xVPP (5V)	t <sub>pdon</sub>	0.77		
			Later to XVPP (5V)	$t_{pdoff}$	0.51		
		$C_{L(xVCC)} = 0.1 \mu F, C_{L(xVPP)} = 0.1 \mu F,$	Latch↑ to xVPP (3.3V)	$t_{pdon}$	0.75		
		$I_{O(xVCC)} = 0 A$ , $I_{O(xVPP)} = 0 A$	Later to XVFF (5.5V)	$t_{pdoff}$	0.52		
			Latch↑ to xVCC (5V)	$t_{pdon}$	0.3		
			Later to xvee (5v)	t <sub>pdoff</sub>	2.5		
			Latch↑ to xVCC (3.3V)	$t_{pdon}$	0.3		
+ .	Propagation delay		Laterij to XVCC (3.3V)	t <sub>pdoff</sub>	2.8		
t <sub>pd</sub>	times (3)		Latch↑ to xVPP (12V) <sup>(4)</sup>	$t_{pdon}$	2.2		
			Later to XVPP (12V)	$t_{pdoff}$	0.8		
			Latch↑ to xVPP (5V)	t <sub>pdon</sub>	0.8		ms
			Later to XVPP (5V)	$t_{pdoff}$	0.6		
		$C_{L(xVCC)} = 150 \mu F, C_{L(xVPP)} = 10 \mu F,$	Latch↑ to xVPP (3.3V)	t <sub>pdon</sub>	0.8		
		$I_{O(xVCC)} = 0.75 \text{ A}, I_{O(xVPP)} = 50 \text{ mA}$	Later to XVFF (3.3V)	$t_{pdoff}$	0.6		
			Latch↑ to xVCC (5V)	t <sub>pdon</sub>	0.6		
			Laterij to xvoc (5v)	t <sub>pdoff</sub>	2.5		
			Latch↑ to xVCC (3.3V)	t <sub>pdon</sub>	0.5		
			Latery to AVCC (3.3V)	t <sub>pdoff</sub>	2.6		


Refer to Parameter Measurement Information in Figure 1.

No card inserted, assumes a 0.1-μF output capacitor (see Figure 1).

Specified by design; not tested in production. Not applicable for TPS2223A



#### FUNCTIONAL BLOCK DIAGRAM OF TPS2223A, TPS2224A and TPS2226A (see Note A)




NOTES: A. Diagram shown for 24-pin DB package.

- B. Current sense
- C. The two 12-V pins must be externally connected.
- D. No connections for TPS2223A.




#### **FUNCTIONAL BLOCK DIAGRAM OF TPS2220A**



NOTES: A. Current sense

B. The two 12-V pins must be externally connected.

#### **PIN ASSIGNMENTS**






#### **Terminal Functions**

	TERMINAL									
NAME		NO.		NO.		NO.			I/O	DESCRIPTION
NAIVIE	TPS2220A	TPS2223A	TPS2224A	TPS2226A						
3.3V	13	13, 14	13, 14	15, 16, 17	I	3.3-V input for card power and chip power				
5V	1, 2	1, 2, 24	1, 2, 24	1, 2, 30	1	5-V input for card power				
12V	7, 20	NA	7, 20	7, 24	I	12-V input for card power (xVPP). The two 12-V pins must be externally connected.				
AVCC	9, 10	9, 10	9, 10	9, 10, 11	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card				
AVPP	8	8	8	8	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable to TPS2223A)				
BVCC	_	17, 18	17, 18	20, 21, 22	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card				
BVPP	-	19	19	23	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable for TPS2223A)				
GND	11	11	11	12		Ground				
<del>OC</del>	15	15	15	18	0	Open-drain overcurrent reporting output that goes low when an overcurrent condition exists. An external pullup is required.				
SHDN	21	21	21	25	I	Hi-Z (open) all switches. Identical function to serial D8. Asynchronous active-low command, internal pullup				
RESET	12	12	12	14	I	Logic-level RESET input active low. Asynchronous active-low command, internal pullup				
CLOCK	4	4	4	4	I	Logic-level clock for serial data word				
DATA	3	3	3	3	I	Logic-level serial data word				
LATCH	5	5	5	5	I	Logic-level latch for serial data word, internal pulldown				
NC	6, 14, 16, 17, 18, 19, 22, 23, 24	6, 7, 16, 20, 22, 23	6, 16, 22, 23	6, 13, 19, 26, 27, 28, 29		No internal connection				




#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuits and Voltage Waveforms



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.


Figure 2. Serial-Interface Timing for TPS2226A




### PARAMETER MEASUREMENT INFORMATION (continued)


#### **Table of Graphs**


		FIGURE
Short-circuit response, short applied to powered-on 5-V xVCC-switch output	vs Time	3
Short-circuit response, short applied to powered-on 12-V xVPP-switch output	vs Time	4
OC response with ramped overcurrent-limit load on 5-V xVCC-switch output	vs Time	5
OC response with ramped overcurrent-limit load on 12-V xVPP-switch output	vs Time	6
xVCC Turnon propagation delay time $_{L}$ = 150 $\mu$ F)	vs Junction temperature	7
xVCC Turnoff propagation delay time $_{L}$ = 150 $\mu$ F)	vs Junction temperature	8
xVPP Turnon propagation delay time $_{L}$ = 10 $\mu$ F)	vs Junction temperature	9
xVPP Turnoff propagation delay time $_L$ = 10 $\mu$ F)	vs Junction temperature	10
xVCC Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	11
xVCC Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	12
xVPP Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	13
xVPP Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	14
xVCC Rise time $_{L}$ = 150 $\mu$ F)	vs Junction temperature	15
xVCC Fall time $_L$ = 150 $\mu$ F)	vs Junction temperature	16
xVPP Rise time $_L$ = 10 $\mu$ F)	vs Junction temperature	17
xVPP Fall time $_{L}$ = 10 $\mu$ F)	vs Junction temperature	18
xVCC Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	19
xVCC Fall time (T <sub>J</sub> = 25°C)	vs Load capacitance	20
xVPP Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	21
xVPP Fall time ( $T_J = 25^{\circ}C$ )	vs Load capacitance	22















Figure 7.













Figure 9.



# TURNON PROPAGATION DELAY TIME, xVPP vs JUNCTION TEMPERATURE




# TURNON PROPAGATION DELAY TIME, xVCC vs LOAD CAPACITANCE












### RISE TIME, xVCC




# TURNON PROPAGATION DELAY TIME, xVPP vs LOAD CAPACITANCE





# FALL TIME, xVCC vs JUNCTION TEMPERATURE
























#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**


			FIGURE
	Input current, xVCC = 3.3 V		23
I	Input current, xVCC = 5 V	vs Junction temperature	24
	Input current, xVPP = 12 V		25
	Static drain-source on-state resistance, 3.3 V to xVCC switch		26
r <sub>DS(on)</sub>	Static drain-source on-state resistance, 5 V to xVCC switch	vs Junction temperature	27
	Static drain-source on-state resistance, 12 V to xVPP switch		28
	xVCC switch voltage drop, 3.3-V input		29
$V_{O}$	xVCC switch voltage drop, 5-V input	vs Load current	30
	xVPP switch voltage drop, 12-V input		31
	Short-circuit current limit, 3.3 V to xVCC		32
Ios	Short-circuit current limit, 5 V to xVCC	vs Junction temperature	33
	Short-circuit current limit, 12 V to xVPP		34









































#### **APPLICATION INFORMATION**

#### **OVERVIEW**

PC Cards were initially introduced as a means to add flash memory to portable computers. The idea of add-in cards quickly took hold, and modems, wireless LANs, global positioning satellite system (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. Therefore, the PCMCIA (Personal Computer Memory Card International Association) was established, comprising members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the plug-and-play concept, so that cards and hosts from different vendors would be transparently compatible.

#### PC CARD POWER SPECIFICATION

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two  $V_{CC}$ , two  $V_{pp}$ , and four ground terminals. Multiple  $V_{CC}$  and ground terminals minimize connector-terminal and line resistance. The two  $V_{pp}$  terminals were originally specified as separate signals, but are normally tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the  $V_{CC}$  terminals; flash-memory programming and erase voltage is supplied through the  $V_{pp}$  terminals. Cardbus cards of today typically do not use 12 V, which is now more of an optional requirement in the host.

#### **DESIGNING FOR VOLTAGE REGULATION**

The current PCMCIA specification for output voltage regulation,  $V_{O(reg)}$ , of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation,  $V_{PS(reg)}$ , of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card results from resistive losses,  $V_{PCB}$ , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop,  $V_{DS}$ , for the TPS2220A, TPS2223A, TPS2224A, and TPS2226A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; therefore, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the device. Therefore, the maximum output current, I<sub>O</sub> max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}$$
max =  $\frac{V_{DS}}{r_{DS(on)}}$ 

The xVCC outputs have been designed to deliver the peak and average currents defined by the PC Card specification within regulation over the operating temperature range. The xVPP outputs of the device have been designed to deliver 100 mA continuously.

#### OVERCURRENT AND OVERTEMPERATURE PROTECTION

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that can lead to power-supply or PCB trace damage. Even extremely robust systems can undergo rapid battery discharge into a damaged PC Card, resulting in the sudden and unacceptable loss of system power. In comparison, the reliability of fused systems is poor because blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2220A, TPS2223A, TPS2224A, and TPS2226A take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike

SLVS428E-MAY 2002-REVISED MSRCH 2008



sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore, voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.0 A, typically around 1.6 A; the xVPP outputs limit from 100 mA to 250 mA, typically around 200 mA.

Second, when an overcurrent condition is detected, the TPS2220A, TPS2223A, TPS2224A, and TPS2226A assert an active low  $\overline{OC}$  signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. If an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis. Thermal limiting prevents destruction of the IC from overheating beyond the package power-dissipation ratings.

During power up, the devices control the rise times of the xVCC and xVPP outputs and limit the inrush current into a large load capacitance, faulty card, or connector.

#### 12-V SUPPLY NOT REQUIRED

Some PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2220A, TPS2224A and TPS2226A offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 3.3-V input. Therefore, the external 12-V supply can be disabled except when needed by the PC Card in the slot, thereby extending battery lifetime. A special feature in the 12-V circuitry actually helps to reduce the supply current demanded from the 3.3-V input. When 12 V is supplied and requested at the VPP output, a voltage selection circuit draws the charge-pump drive current for the 12-V FETs from the 12-V input. This selection is automatic and effectively reduces demand fluctuations on the normal 3.3-V VCC rail. For proper operation of this feature, a minimum 3.3-V input capacitance of 4.7  $\mu$ F is recommended, and a minimum 12-V input ramp-up rate of 12 V/50 ms (240 V/s) is required. Additional power savings are realized during a software shutdown in which quiescent current drops to a maximum of 1  $\mu$ A.

#### **VOLTAGE-TRANSITIONING REQUIREMENT**

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2220A, TPS2223A, TPS2224A, and TPS2226A meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V<sub>CC</sub> be discharged within 100 ms. PC Card resistance cannot be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The devices include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

#### SHUTDOWN MODE

In the shutdown mode, which can be controlled by  $\overline{SHDN}$  or bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is reduced to 1  $\mu$ A or less to conserve battery power.

#### **POWER-SUPPLY CONSIDERATIONS**

These switches have multiple pins for each 3.3-V (except for TPS2220A) and 5-V power input and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and power loss. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2220A, TPS2223A, TPS2224A, and TPS2226A, the power-supply inputs should be bypassed with at least a 4.7-μF electrolytic or tantalum capacitor paralleled by a 0.047-μF to



0.1- $\mu F$  ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- $\mu F$  (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the devices and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

#### **RESET INPUT**

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low-impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active low  $\overline{RESET}$  input closes internal ground switches S1, S4, S7, and S11 with all other switches left open. The TPS2220A, TPS2224A, and TPS2226A remain in the low-impedance output state until the signal is de-asserted and further data is clocked in and latched. The input serial data cannot be latched during reset mode.  $\overline{RESET}$  is provided for direct compatibility with systems that use an active-low reset voltage supervisor. The  $\overline{RESET}$  pin has an internal 150-k $\Omega$  pullup resistor.

#### **CALCULATING JUNCTION TEMPERATURE**

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die. The junction temperature is dependent on both  $r_{DS(on)}$  and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figure 26 through Figure 28, using an initial temperature estimate about 30°C above ambient. Then, calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}$$

where:

 $R_{\theta,JA}$  is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

#### LOGIC INPUTS AND OUTPUTS

The serial interface consists of the DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figure 2). The 11-bit (D0-D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The serial interface of the device is compatible with serial-interface PCMCIA controllers.

An overcurrent output  $(\overline{OC})$  is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

www.ti.com 14-Oct-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2220ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2220A	Samples
TPS2220APWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS2220A	Samples
TPS2223ADB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2223A	Samples
TPS2223ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2223A	Samples
TPS2223APWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS2223A	Samples
TPS2223APWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS2223A	Samples
TPS2224ADB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2224A	Samples
TPS2224ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2224A	Samples
TPS2224APWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS2224A	Samples
TPS2224APWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS2224A	Samples
TPS2226ADB	ACTIVE	SSOP	DB	30	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2226A	Samples
TPS2226ADBR	ACTIVE	SSOP	DB	30	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2226A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



### PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2220ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2223ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2223APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2224ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TPS2224APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2226ADBR	SSOP	DB	30	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 9-Aug-2022




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2220ADBR	SSOP	DB	24	2000	356.0	356.0	35.0
TPS2223ADBR	SSOP	DB	24	2000	356.0	356.0	35.0
TPS2223APWPR	HTSSOP	PWP	24	2000	356.0	356.0	35.0
TPS2224ADBR	SSOP	DB	24	2000	356.0	356.0	35.0
TPS2224APWPR	HTSSOP	PWP	24	2000	356.0	356.0	35.0
TPS2226ADBR	SSOP	DB	30	2000	356.0	356.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2220APWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS2223ADB	DB	SSOP	24	60	530	10.5	4000	4.1
TPS2223APWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS2224ADB	DB	SSOP	24	60	530	10.5	4000	4.1
TPS2224APWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS2226ADB	DB	SSOP	30	50	530	10.5	4000	4.1

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



### PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated