SLVS312A - JULY 2000 - REVISED DECEMBER 2002

- Overvoltage Protection and Lockout for 12 V, 5 V, 3.3 V
- Undervoltage Protection and Lockout for 5 V and 3.3 V
- Fault Protection Output With Open-Drain Output Stage
- Open-Drain Power Good Output Signal for Power Good Input, 3.3 V and 5 V
- Power Good Delay; 300-ms TPS3510, 150-ms TPS3511
- 75-ms Delay for 5-V and 3.3-V Power Supply Short-Circuit Turnon Protection
- 2.3-ms PSON Control to FPO Turnoff Delay
- 38-ms PSON Control Debounce
- 73-μs Width Noise Deglitches
- Wide Supply Voltage Range From 4 V to 15 V

#### 

## description


The TPS3510/1 is designed to minimize external components of personal-computer switching power supply systems. It provides protection circuits, power good indicator, fault protection output (FPO) and PSON control.

Overvoltage protection (OVP) monitors 3.3 V, 5 V, and 12 V (12-V signal detects via  $V_{DD}$  pin). Undervoltage protection (UVP) monitors 3.3 V and 5 V. When an OV or UV condition is detected, the power good output (PGO) is set to low and  $\overline{FPO}$  is latched high.  $\overline{PSON}$  from low to high resets the protection latch. UVP function is enabled 75 ms after  $\overline{PSON}$  is set low and debounced. Furthermore, there is a 2.3-ms delay (and an additional 38-ms debounce) at turnoff. There is no delay during turnon.

Power good feature monitors PGI, 3.3 V and 5 V and issues a power good signal when the output is ready.

The TPS3510/1 is characterized for operation from -40°C to 85°C.

## typical application





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

#### **FUNCTION TABLE**

PGI	PSON	UV CONDITION (3.3 V OR 5 V)	OV CONDITION (3.3 V, 5 V, OR 12 V)	FPO	PGO
<0.95 V	L	no	no	L	L
<0.95 V	L	no	yes	Н	L
<0.95 V	L	yes	no	L	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>no</td><td>L</td><td>L</td></pgi<1.15>	L	no	no	L	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>no</td><td>yes</td><td>Н</td><td>L</td></pgi<1.15>	L	no	yes	Н	L
0.95 V <pgi<1.15 td="" v<=""><td>L</td><td>yes</td><td>no</td><td>Н</td><td>L</td></pgi<1.15>	L	yes	no	Н	L
PGI > 1.15 V	L	no	no	L	Н
PGI > 1.15 V	L	no	yes	Н	L
PGI > 1.15 V	Ĺ	yes	no	Н	L
Х	Н	х	х	Η	L

x = don't care


FPO = L means: fault IS NOT latched

FPO = H means: fault IS latched

PGO = L means: fault PGO = H means: NO fault




# functional block diagram





# timing diagram



# **Terminal Functions**

TERMIN	IAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
FPO	3	0	Inverted fault protection output, open drain output stage
GND	2		Ground
PGI	1	1	Power good input
PGO	8	0	Power good output, open drain output stage
PSON	4	1	ON/OFF control
$V_{DD}$	7	1	Supply voltage/12 V overvoltage protection input pin
VS33	5	I	3.3 V over/undervoltage protection
VS5	6	I	5 V over/undervoltage protection



### detailed description

#### power good and power good delay

A PC power supply is commonly designed to provide a power-good signal, which is defined by the computer manufacturers. PGO is a power-good signal and should be asserted high by the PC power supply to indicate that the 5-V and 3.3-V outputs are above the under-voltage threshold limit. At this time the converter should be able to provide enough power to ensure continuous operation within the specification. Conversely, when either the 5-V or the 3.3-V output voltages fall below the under-voltage threshold, or when ac power has been removed for a time sufficiently long so that power supply operation is no longer ensured, PGO should be de-asserted to a low state.

Figure 1 represents the timing characteristics of the power good (PGO), dc enable ( $\overline{PSON}$ ), and the 5 V/3.3 V supply rails.




Figure 1. Timing of PSON and PGO

Although there is no requirement to meet specific timing parameters, the following signal timings are recommended:

 $2 \text{ ms} \le t2 \le 20 \text{ ms}$ , 100 ms < t3 < 2000 ms, t4 > 1 ms,  $t5 \le 10 \text{ ms}$ 

Furthermore motherboards should be designed to comply with the previously recommended timing. If timings other than these are implemented or required, this information should be clearly specified.

The TPS3510/1 family of power-supply supervisors provides a power-good output (PGO) for the 3.3-V and 5-V supply voltage rails and a separate power-good input (PGI). An internal timer is used to generate a power-good delay. If the voltage signals at PGI, VS33, and VS5 rise above the under-voltage threshold, the open-drain power-good output (PGO) goes high after a delay of 150 ms or 300 ms. When the PGI voltage or either the 3.3-V and 5-V power rails drops below the under-voltage threshold, PGO is disabled immediately (after 150- $\mu$ s debounce).

#### power supply remote on/off (PSON) and fault protect output (FPO)

Since the latest personal computer generation focuses on easy turnon and power saving functions, the PC power supply requires two characteristics. One is a dc power supply remote on/off function, the other is standby voltage to achieve very low power consumption of the PC system. Thus the main power needs to be shut down.

The power supply remote on/off  $(\overline{PSON})$  is an active low signal that turns on all of the main power rails including 3.3 V, 5 V, -5 V, 12 V, and -12 V power rails. When this signal is held high by the PC motherboard or left open circuited, the signal of the fault protect output  $(\overline{FPO})$  also goes high. Thus, the main power rails should not deliver current and should be held at 0 V.

SLVS312A - JULY 2000 - REVISED DECEMBER 2002

## power supply remote on/off (PSON) and fault protect output (FPO)(continued)

When the FPO signal is held high due to an occurring fault condition, the fault status is latched and the outputs of the main power rails should not deliver current but are held at 0 V. Toggling the power supply remote on/off (PSON) from low to high resets the fault-protection latch. During this fault condition only the standby power is not affected.

When  $\overline{\text{PSON}}$  goes from high to low or low to high, the 38-ms debounce block is active to avoid a glitch on the input that disables/enables the  $\overline{\text{FPO}}$  output. During this period the under-voltage function is disabled for 75 ms to prevent turnon failure. At turnoff, there is an additional delay of 2.3 ms from  $\overline{\text{PSON}}$  to  $\overline{\text{FPO}}$ .

Power should be delivered to the rails only if the PSON signal is held at ground potential, thus FPO is active-low. The FPO pin can be connected to 5 V (or up to 15 V) through a pullup resistor.

#### undervoltage protection

The TPS3510/1 provides under-voltage protection (UVP) for the 3.3-V and 5-V rails. When an undervoltage condition appears at either one of the 3.3-V (VS33) or 5-V (VS5) input pins for more than 146  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or V<sub>DD</sub> is removed.

The need for undervoltage protection is often overlooked in off-line switching power supply system design. But it is very important in battery-powered or hand-held equipment since the TTL or CMOS logic often results in malfunction.

In flyback or forward-type off-line switching power supplies, usually designed for low power, the overload protection design is very simple. Most of these types of power supplies are only sensing the input current for an overload condition. The trigger point needs to be set much higher than the maximum load in order to prevent false turnon.

However, this causes one critical problem. If the connected load is larger than the maximum allowable load but smaller than the trigger point, the system always becomes overheated with failure and damage occurring.

#### overvoltage protection

The overvoltage protection (OVP) of TPS3510/1 monitors 3.3 V, 5 V, and 12 V (12 V is sensed via the  $V_{DD}$  pin). When an overvoltage condition appears at one of the 3.3-V, 5-V, or 12-V input pins for more than 73  $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition is latched until PSON is toggled from low to high or  $V_{DD}$  is removed. During fault conditions, most power supplies have the potential to deliver higher output voltages than those normally specified or required. In unprotected equipment, it is possible for output voltages to be high enough to cause internal or external damage of the system. To protect the system under these abnormal conditions, it is common practice to provide overvoltage protection within the power supply.

Because TTL and CMOS circuits are very vulnerable to overvoltages, it is becoming industry standard to provide overvoltage protection on all 3.3-V and 5-V outputs. However, not only the 3.3-V and 5-V rails for the logic circuits on the motherboard need to be protected, but also the 12-V peripheral devices such as the hard disk, floppy disk, and CD-ROM players etc., need to be protected.

#### short-circuit power supply turnon

During safety testing the power supply might have tied the output voltage direct to ground. If this happens during the normal operating, this is called a short-circuit or over-current condition. When it happens before the power supply turns on, this is called a short-circuit power supply turnon. It can happen during the design period, in the production line, at quality control inspection or at the end user. The TPS3510/1 provides an undervoltage protection function with a 75-ms delay after PSON is set low.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note1)	16 V
Output voltage VO: FPO	
	8 V
All other pins (see Note 1)	0.3 V to 16 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Р	1092 mW	8.74 mW/°C	699 mW	568 mW
D	730 mW	5.84 mW/°C	467 mW	379 mW

### recommended operating conditions at specified temperature range

		MIN NOI	MAX	UNIT			
Supply voltage, V <sub>DD</sub>		4	15	V			
	PSON, VS5, VS33		7				
nput voltage, V <sub>I</sub>	PGI		$V_{DD} + 0.3 V$ (max = 7 V)	V			
Outrod wellings V	FPO		15	.,			
Output voltage, V <sub>O</sub>	PGO		7	\ \			
Outrot side summed I	FPO		20				
Output sink current, I <sub>O,sink</sub>	PGO		10	mA			
Supply voltage rising time, t <sub>r</sub>	See Note 2	1		ms			
Operating free-air temperature range, TA	-40	85	°C				

NOTE 2:  $V_{\mbox{DD}}$  rising and falling slew rate must be less than 14 V/ms.



SLVS312A – JULY 2000 – REVISED DECEMBER 2002

# electrical characteristics over recommended operating conditions (unless otherwise noted)

# overvoltage protection

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		VS33		3.7	3.9	4.1	
	Overvoltage threshold	VS5		5.7	6.1	6.5	V
		$V_{DD}$		13.2	13.8	14.4	
ILKG	Leakage current (FPO)		V( <del>FPO</del> ) = 5 V			5	μΑ
VOL	Low-level output voltage (FPO)		$V_{DD} = 5 \text{ V},  I_{sink} = 20 \text{ mA}$			0.7	V
	Noise deglitch time OVP		V <sub>DD</sub> = 5 V	35	73	110	μs

#### **PGI and PGO**

	PARAMETI	ER .		TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	Leaved through a left cells are (BOI)		PGI1		1.1	1.15	1.2	
V <sub>PGI</sub>	Input threshold voltage (PGI)		PGI2		0.9	0.95	1	V
V	l la demicalda na dhua ah alal		VS33		2	2.2	2.4	
VIT	V <sub>IT</sub> Undervoltage threshold		VS5		3.3	3.5	3.7	V
I <sub>LKG</sub>	Leakage current (PGO)			PGO = 5 V			5	μΑ
VOL Low-level output voltage (PC			_	$V_{DD} = 4 \text{ V},  I_{sink} = 10 \text{ mA}$			0.4	V
	Short-circuit protection delay		3.3 V, 5 V		49	75	114	ms
		TP3510	DOLL BOO		200	300	450	ms
<sup>t</sup> d1	Delay time	TP3511	PGI to PGO	V <sub>DD</sub> = 5 V	100	150	225	
			PGI to FPO		3.2	4.8	7.2	
			PGI to PGO		88	150	225	
	Noise deglitch time		PGI to FPO	V <sub>DD</sub> = 5 V	180	296	445	μs
			UVP to FPO		82	146	220	

# PSON control


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lį	Input pullup current	PSON = 0 V		120		μΑ
VIН	High-level input voltage		2.4			V
$V_{IL}$	Low-level input voltage				1.2	V
t <sub>b</sub>	Debounce time (PSON)	V <sub>DD</sub> = 5 V	24	38	57	ms
t <sub>d2</sub>	Delay time (PSON to FPO)	V <sub>DD</sub> = 5 V	t <sub>b</sub> +1.1	t <sub>b</sub> +2.3	t <sub>b</sub> +4	ms


# total device


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{DD}$	Supply current	PSON = 5 V			1	mA




#### **TYPICAL CHARACTERISTICS**











### **TYPICAL CHARACTERISTICS**







#### NORMALIZED SENSE THRESHOLD VOLTAGE




Figure 8

www.ti.com 19-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3510D	ACTIVE	SOIC	D	8	75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 PS3510		PS3510	Samples			
TPS3510DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PS3510	Samples
TPS3510P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TPS3510P	Samples
TPS3511DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PS3511	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TPS3510DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	TPS3511DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Apr-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm) Width (mm)		Height (mm)
TPS3510DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS3511DR	SOIC	D	8	2500	340.5	338.1	20.6

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2024

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS3510D	D	SOIC	8	75	507	8	3940	4.32
TPS3510P	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated