

Fixed Frequency, 99% Duty Cycle Peak Current Mode Notebook System Power Controller

FEATURES

- Input Voltage Range: 4.5 V to 28 V
- Output Voltage Range: 1 V to 12 V
- Selectable Light Load Operation (Continuous / Auto Skip / Out-Of-Audio™ Skip)
- Programmable Droop Compensation
- · Voltage Servo Adjustable Soft Start
- 200 kHz to 1 MHz Fixed Frequency PWM
- Current Mode Architecture
- 180° Phase Shift Between Channels
- Resistor or Inductor DCR Current Sensing
- Powergood Output for each channel
- OCL/OVP/UVP/UVLO protections
- Current Monitor Output for CH1
- Thermal Shutdown (Non-latch)
- Output Discharge Function (Disable option)
- Integrated Boot Strap MOSFET Switch
- QFN32 (RTV)


APPLICATIONS

- Notebook Computer System and I/O Bus
- Point of load in LCD TV, MFP

DESCRIPTION

The TPS51221 is a dual synchronous buck regulator controller with 2 LDOs. It is optimized for 5-V/3.3-V system controller, enabling designers effectively complete 2-cell to 4-cell notebook system power supply. The TPS51221 supports efficiency, fast transient response and 99% duty cycle operation. It supports supply input voltage ranging from 4.5 V to 28 V, and output voltages from 1 V to 12 V. Peak current mode supports stability operation with lower ESR capacitor and output accuracy. The high duty (99%) operation and wide input/ output voltage range supports flexible design for small mobile PCs and a wide variety of other applications. The fixed frequency can be adjusted from 200 kHz to 1MHz by a resistor, and each channel runs 180° out of phase. The TPS51221 can also synchronize to the external clock, and the interleaving ratio can be adjusted by its duty. The TPS51221 is available in the 32-pin 5x5 QFN package and is specified from -40°C to 85°C.

TYPICAL APPLICATION CIRCUIT




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Out-Of-Audio, PowerPAD are trademarks of Texas Instruments.



FUNCTIONAL BLOCK DIAGRAM





ORDERING INFORMATION⁽¹⁾

T _A		PACKAGE	ORDERABLE PART NUMBER	PINS	OUTPUT SUPPLY	MINIMUM ORDER QUANTITY	ECO PLAN
-40°C to 85°C		PLASTIC QUAD	TPS51221RTVT	22	Tape and reel	250	Green (RoHS
		FLAT PACK (QFN)	TPS51221RTVR	32	Tape and reel	3000	and no Sb/Br)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
	VIN	-0.3 to 30	V
	VBST1, VBST2	-0.3 to 35	V
	VBST1, VBST2 ⁽³⁾	-0.3 to 7	V
Innut voltage range (2)	SW1, SW2	-5 to 30	V
Input voltage range (2)	CSP1, CSP2, CSN1, CSN2	-1 to 13.5	V
	EN, EN1, EN2, VFB1, VFB2, TRIP, SKIPSEL1, SKIPSEL2	-0.3 to 7	V
	V5SW	-1 to 7	V
	V5SW (to VREG5) ⁽⁴⁾	-7 to 7	V
	DRVH1, DRVH2	-5 to 35	V
	DRVH1, DRVH2 ⁽³⁾	-0.3 to 7	V
Output voltage range ⁽²⁾	DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, IMON1 PGOOD1, PGOOD2	-0.3 to 7	V
	VREG3	-0.3 to 3.6	V
Operating junction temperature	erature range, T _J	-40 to 125	°C
Storage temperature, T _{st}		-55 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS (2 oz Trace and Copper Pad with Solder)

PACKAGE	T _A < 25°C	DERATING FACTOR	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
32 pin RTV	1.7 W	17 mW/°C	0.7 W

Copyright © 2007-2009, Texas Instruments Incorporated

⁽²⁾ All voltage values are with respect to the network ground terminal unless otherwise noted.

Voltage values are with respect to the corresponding SW terminal.

When EN is high and V5SW is grounded, or voltage is applied to V5SW when EN is low.



RECOMMENDED OPERATING CONDITIONS

		MIN	TYP MAX	UNIT
Cupply voltogo	VIN	4.5	28	V
Supply voltage	V5SW	-0.8	6	V
	VBST1, VBST2	-0.1	33	
	DRVH1, DRVH2	-4.0	33	
	DRVH1, DRVH2 (wrt SW1, 2)	-0.1	6	
I/O voltage	SW1, SW2	-4.0	28	V
" o voltago	CSP1, CSP2, CSN1, CSN2	-0.8	13	•
	EN, EN1, EN2, VFB1, VFB2, TRIP, DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, PGOOD1, PGOOD2, SKIPSEL1, SKIPSEL2, IMON1	-0.1	6	
	VREG3	-0.1	3.5	
Operating free-a	ir temperature, T _A	-40	85	°C



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, EN=3.3V, VIN=12V, V5SW=5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CU	JRRENT						
I _{VINSDN}	VIN shutdown current	VIN shutdown current, T _A = 25°C, No Load, EN = 0V, V5SW = 0 V			7	15	μΑ
I _{VINSTBY1}	VIN standby current 1	VIN standby current, T _A = 25°C, No Load, EN1=EN2=V5SW = 0 V			80	120	μΑ
I _{VBATSTBY}	Vbat standby current	Vbat standby current, T _A = 25°C, No Loa SKIPSEL2=2V, EN2=open, EN1=V5SW=	ad =0V ⁽¹⁾		500		μΑ
I _{V5SW}	V5SW supply current	V5SW current, T _A = 25°C, No Load, ENx=5V, VFBx=1.05 V	TRIP = 5 V		1.2		mA mA
VREF2 OUT	PUT						
.,	\/DEE0	$I_{VREF2} < \pm 10 \mu A, T_A = 25^{\circ}C$		1.98	2.00	2.02	
V_{VREF2}	VREF2 output voltage	I _{VREF2} < ±100 μA, 4.5V < VIN < 25 V		1.97	2.00	2.03	V
VREG3 OUT	ГРИТ						
		V5SW = 0 V, I _{VREG3} = 0 mA, T _A = 25°C		3.279	3.313	3.347	
V_{VREG3}	VREG3 output voltage	$V5SW = 0 V$, 0 mA < I_{VREG3} <10 mA, 5.5 V <vin<25 td="" v<=""><td></td><td>3.135</td><td>3.300</td><td>3.400</td><td>V</td></vin<25>		3.135	3.300	3.400	V
I _{VREG3}	VREG3 output current	VREG3 = 3 V	VREG3 = 3 V			20	mA
VREG5 OUT	ГРИТ						
		$V5SW = 0 V$, $I_{VREG5} = 0 mA$, $T_A = 25$ °C		4.99	5.04	5.09	
V_{VREG5}	VREG5 output voltage	$V5SW = 0 V$, 0 mA < I_{VREG5} <100 mA, 6 V < VIN <25 V	4.90	5.03	5.15	V	
	V5SW = 0 V, 0 mA < I _{VREG5} <100 mA, 5.5 V <vin<25 td="" v<=""><td></td><td>4.50</td><td>5.03</td><td>5.15</td><td>V</td></vin<25>			4.50	5.03	5.15	V
L	V/PEG5 output ourropt	V5SW = 0 V, VREG5 = 4.5 V		100	150	200	mA
I _{VREG5}	VREG5 output current	V5SW = 5 V, VREG5 = 4.5 V	V5SW = 5 V, VREG5 = 4.5 V		300	400	IIIA
V _{THV5SW}	Switchover threshold	Turning on		4.55	4.7	4.8	V
V THV5SW	Owneriover unesticia	Hysteresis		0.15	0.20	0.25	V
td _{V5SW}	Switchover delay	Turning on			7.7		ms
R _{V5SW}	5V SW On-resistance	$I_{VREG5} = 100 \text{ mA}$			0.5		Ω
OUTPUT				1			
V_{VFB}	VFB regulation voltage	T _A = 25°C, No Load		0.9925	1.000	1.0075	V
	tolerance	$T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$, No Load		0.990	1.000	1.010	
I _{VFB}	VFB input current	IVFB VFBx = 1.05 V, COMPx = 1.8 V, T _A = 25°C		-50		50	nA
R _{Dischg}	CSNx discharge resistance	ENx = 0 V, CSNx = 0.5 V, T _A = 25°C			20	40	Ω
VOLTAGE T	TRANSCONDUCTANCE AMP						
Gm _V	Gain	T _A = 25°C			500		μS
Vind	Differential input voltage range			-30		30	mV
I _{COMPSNK}	COMP maximum sink current	COMPx = 1.8 V			33		μΑ
I _{COMPSRC}	COMP maximum source current	COMPx = 1.8 V			-33		μΑ

⁽¹⁾ Specified by design. Detailed external condition follows the application circuit of Figure 51

Copyright © 2007–2009, Texas Instruments Incorporated



over operating free-air temperature range, EN=3.3V, VIN=12V, V5SW=5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	AMPLIFIER					
0	0-1-	TRIP = $0V/2V$, CSN = $5V$, $T_A = 25^{\circ}C^{(2)}$		3.333		
G _C	Gain	TRIP=3.3V/5V, CSN=5V, T _A = 25°C ⁽²⁾		1.667		
V _{IC}	Common mode input voltage range		0		13	V
V _{ID}	Differential input voltage range	T _A = 25°C	-75		75	mV
POWERGO	OD					
		PG in from lower	92.5%	95%	97.5%	
V_{THPG}	PG threshold	PG in from higher	102.5%	105%	107.5%	
		PG hysteresis		5%		
I _{PG}	PG sink current	PGOOD = 0.5 V		5		mA
t _{PGDLY}	PGOOD Delay	Delay for PG in	0.8	1	1.2	ms
SOFTSTAR	Т		-		'	
t _{SSDYL}	Soft start delay	Delay for Soft Start, ENx=Hi to SS-ramp starts		200		μs
t _{SS}	Soft start time	Internal soft start		960		μs
FREQUENC	CY AND DUTY CONTROL		-		'	
f_{SW}	Switching frequency	Rf = 330 kΩ	273	303	333	kHz
.,	DE # 1 11	Lo to Hi	0.7	1.3	2.0	V
V_{THRF}	RF threshold	Hysteresis		0.2		V
f _{SYNC}	Sync input frequency range	Specified by design	200		1000	kHz
t _{ONMIN}	Minimum on-time	V _{DRVH} = 90% to 10%, No Load		120	150	ns
t _{OFFMIN}	Minimum off-time	V _{DRVH} = 10% to 90%, No Load		290	440	ns
	Decilifere	DRVH-off to DRVL-on	10	30	50	ns
t _D	Dead time	DRVL-off to DRVH-on	30	40	70	ns
V_{DTH}	DRVH-off threshold	DRVH to GND (2)		1.0		V
V_{DTL}	DRVL-off threshold	DRVL to GND ⁽²⁾		1.0		V
OUTPUT DI	RIVERS		-		'	
_	DD)///	Source, V _{VBST-DRVH} = 0.1 V		1.7	5.0	
R_{DRVH}	DRVH resistance	Sink, V _{DRVH-SW} = 0.1 V		1.0	3.0	Ω
D	DDV// manifestance	Source, V _{V5IN-DRVL} = 0.1 V		1.3	4.0	0
R_{DRVL}	DRVL resistance	Sink, V _{DRVL-PGND} = 0.1 V		0.7	2.0	Ω
CURRENT	SENSE		-		'	
	Current limit threshold	TRIP = 0V/2V, T _A = 25°C	27	31	35	.,
V _{OCL-ULV}	(Ultra low voltage)	TRIP = 0V/2V	25	31	37	mV
.,	Current limit threshold	TRIP = 3.3V/5V, T _A = 25°C	56	60	64	
V_{OCL-LV}	(low voltage)	TRIP = 3.3V/5V	54	60	66	mV
V _{ZC}	Zero cross detection comparator offset	0.95V < CSNx < 12.6V	-4	0	4	mV
		TRIP = 0V/2V, T _A = 25°C	-24	-31	-38	
V _{OCLN-ULV}	threshold (ULV)	TRIP = 0V/2V	-22	-31	-40	mV
	Negative current limit		-51	-60	-69	
$V_{OCLN-LV}$	threshold (LV)				–71	mV
	Negative current limit		-22	-31		40 69

⁽²⁾ Specified by design.



over operating free-air temperature range, EN=3.3V, VIN=12V, V5SW=5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
UVP, OVP AI	ND UVLO		<u>, </u>				
V _{OVP}	OVP trip threshold	OVP detect	110%	115%	120%		
t _{OVPDLY}	OVP prop delay			1.5		μs	
V _{UVP}	UVP trip threshold	UVP detect	65%	70%	73%		
t _{UVPDLY}	UVP delay		0.8	1	1.2	ms	
\ /	VDEEO IIV/I O there should	Wake up	1.7	1.8	1.9	V	
V_{UVREF2}	VREF2 UVLO threshold	Hysteresis	75	100	125	mV	
\/	\/DEC2.LI\/I.O.#h*****	Wake up	3.0	3.1	3.2	M	
V_{UVREG3}	VREG3 UVLO threshold	Hysteresis	0.10	0.15	0.20	V	
\ /	\/DEO5.11\/1.0 (baseled)	Wake up	4.1	4.2	4.3	V	
V_{UVREG5}	VREG5 UVLO threshold	Hysteresis	0.35	0.40	0.44	V	
INTERFACE	AND LOGIC THRESHOLD				J.		
.,	EN A L L	Wake up	0.8	1.0	1.2	.,	
V_{EN}	EN threshold	Hysteresis	0.1	0.2	0.3	V	
M	ENIA/ENIO (base als als)	Wake up	0.45	0.50	0.55		
V _{EN12}	EN1/EN2 threshold	Hysteresis	0.1	0.2	0.3	V	
V _{EN12SS}	EN1/EN2 SS start threshold	SS-ramp start threshold at external soft start		1.0		V	
V _{EN12SSEND}	EN1/EN2 SS end threshold	SS-End threshold at external soft start		2.0		V	
I _{EN12}	EN1/EN2 source current	V _{EN1/EN2} = 0V	1.5	2.0	2.6	μΑ	
		Continuous			1.5		
	SKIPSEL1/SKIPSEL2	Auto Skip	1.9		2.1	<u> </u>	
V _{SKIPSEL}	logic setting voltage	OOA Skip (min 1/8 Fsw)	3.2		3.4	V	
		OOA Skip (min 1/16 Fsw)	3.8				
		V _{OCL-ULV} , Discharge ON			1.5		
V	TDID to all a settle accepted as	V _{OCL-ULV} , Discharge OFF	1.9		2.1	.,	
V_{TRIP}	TRIP logic setting voltage	V _{OCL-LV} , Discharge OFF	3.2		3.4	V	
		V _{OCL-LV} , Discharge ON	3.8				
	TDID	TRIP = 0V	-1		1		
I _{TRIP}	TRIP input current	TRIP =5V	-1		1	μΑ	
	OKIDOFI	SKIPSELx = 0 V	-0.5		0.5		
SKIPSEL	SKIPSEL input current	SKIPSELx = 5 V	-0.5		0.5	μΑ	
BOOT STRA	P SW		<u>I</u>				
V _{FBST}	Forward voltage	$V_{VREG5-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.10	0.20	V	
I _{BSTLK}	VBST leakage current	VBST = 30 V, SW = 25 V		0.01	1.5	μΑ	
THERMAL S							
		Shutdown temperature (3)		150			
T_{SDN}	Thermal SDN threshold	Hysteresis ⁽³⁾		10		°C	

⁽³⁾ Specified by design.

Copyright © 2007–2009, Texas Instruments Incorporated




over operating free-air temperature range, EN=3.3V, VIN=12V, V5SW=5V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT N	MONITOR					
(Current monitor gain	TRIP = 0V/2V		100		
G _{IMON}	Current monitor gain	TRIP = 3.3V/5V		50		
V _{IMON} Current moni	Current monitor output	TRIP = $0V/2V$, $V_{CSPx-CSNx} = 30$ mV, $0.95V < CNSx < 12.6V$, $T_A = 25$ °C		2.95	3.25	V
	Current monitor output	TRIP = $3.3V/5V$, $V_{CSPx-CSNx} = 60 \text{ mV}$, $0.95V < CNSx < 12.6V$, $T_A = 25^{\circ}C$	2.75	3.0	3.25	V
V _{IMON-OFF}	Current monitor output	TRIP = 0V/2V, V _{CSPx-CSNx} = 0 V, 0.95V <cnsx<12.6v, t<sub="">A = 25°C</cnsx<12.6v,>	-300		300	\/
	offset	TRIP = $3.3V/5V$, $V_{CSPx-CSNx} = 0 V$, $0.95V < CNSx < 12.6V$, $T_A = 25^{\circ}C$	-200		200	mV

DEVICE INFORMATION

PINOUT





TERMINAL FUNCTIONS

TERMINAL I/O		1/0	DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
DRVH1	1	_	High-side MOSFET gate driver outputs. Source 1.7 Ω , sink 1.0 Ω , SW-node referenced floating driver. Drive						
DRVH2	24	0	Itage corresponds to VBST to SW voltage.						
SW2	25	1/0	High side MOCFFT sets drives setums						
SW1	32	I/O	h-side MOSFET gate driver returns.						
VREG3	22	0	Always alive 3.3-V, 10-mA low dropout linear regulator output. Bypass to (signal) GND by more than 1-μF ceramic capacitor. Runs from VIN supply or from VREG5 when it is switched over to V5SW input.						
EN1	4		nnel 1 and Channel 2 SMPS enable pins. When turning on, apply greater than 0.55 V and less than 0						
EN2	21	'	or leave floating. Connect to GND to disable. Adjustable soft-start capacitance to be attached here.						
PGOOD1	5	0	Power good window comparator outputs for channel 1 and 2. The applied voltage should be less than 6V						
PGOOD2	20		and recommended pull-up resistance value is from 100 k Ω to 1 M Ω .						
SKIPSEL1	6		Skip Mode Selection pin.						
SKIPSEL2	19	I	GND: Continuous Conduction Mode VREF2: Auto Skip VREG3: OOA Auto Skip, maximum 7 skips (use with < 400 kHz) VREG5: OOA Auto Skip, maximum 15 skips (use with more than 400 kHz)						
CSP1	7		Current sense comparator inputs (+). An RC network with high quality X5R or X7R ceramic capacitor should						
CSP2	18	I/O	be used to extract voltage drop across DCR. 0.1 μ F is a good value to start design. Refer to current sensing scheme section for more details.						
CSN1	8		Current sense comparator inputs (–). (See the current sensing scheme section.) Used as power supply for						
CSN2	17		the current sense circuit for 5 V or higher output voltage setting. Also, used for output discharge.						
VFB1	9		SMPS feedback inputs. Connect the feedback resistor divider and should refer to (signal) GND.						
VFB2	16	I	SMPS reedback inputs. Connect the reedback resistor divider and should refer to (signar) GND.						
COMP1	10		Loop compensation pin (error amplifier output). Connect R (and C if required) from this pin to VREF2 for						
COMP2	15	1	proper loop compensation with current mode operation.						
RF	3	I/O	Frequency setting pin. Connect a frequency setting resistor to (signal) GND. Connect to an external clock for synchronization.						
IMON1	11	0	Current monitor outputs for CH1. Adding RC filter is recommended.						
VREF2	13	0	2-V reference output. Bypass to (signal) GND by 0.22-μF ceramic capacitor.						
TRIP	14	I	Over current trip level and discharge mode selection pin. GND: V _{OCL-ULV} , Discharge on VREF2: V _{OCL-ULV} , Discharge off VREG3: V _{OCL-UV} , Discharge off VREG5: V _{OCL-LV} , Discharge on						
EN	12	I	VREF2 and VREG5 Linear Regulators Enable Pin. When turning on, apply greater than 1.2 V and less than 6 V. Connect to GND to Disable.						
VBST1	31		Supply inputs for high-side N-channel FET driver (boot strap terminal). Connect a capacitor (0.1 μF or						
VBST2	26		greater is recommended) from this pin to respective SW terminal. Additional SB diode from VREG5 to this pin is an optional.						
DRVL1	30								
DRVL2	27	0	Low-side MOSFET gate driver outputs. Source 1.3 Ω, sink 0.7 Ω, GND referenced driver.						
V5SW	2	I	VREG5 switchover power supply input pin. When EN1 is high, PGOOD1 indicates <i>GOOD</i> and V5SW voltage is higher than 4.8 V, the switchover function is enabled. (Note: when switchover is enabled, VREG5 output voltage is approximately the same as the V5SW input voltage.)						
VREG5	29	0	5-V, 100-mA low dropout linear regulator output. Bypass to (power) GND using a 10 μF ceramic capacitor. Runs from VIN supply. Internally connected to VBST and DRVL. Shuts off with EN. Switches over to V5SW when 4.8V or above is provided. (Note: when switch-over (see V5SW description above) is enabled, VREG5 output voltage is approximately the same as V5SW input voltage.)						
VIN	23	I	Supply Input for 5-V and 3.3-V linear regulator. Typically connected to VBAT.						
GND	28	_	Ground						



TYPICAL CHARACTERISTICS






Figure 3.

Figure 4.














































t - Time - 1 ms/div Figure 29.



t - Time - 100 ms/div Figure 31.



t - Time - 1 ms/div Figure 30.



t - Time - 100 ms/div Figure 32.









Figure 33.






IMON1 VOLTAGE vs OUTPUT CURRENT







CH₂

Off

Off

Off

ON

ON



DETAILED DESCRIPTION

ENABLE AND SOFT START

When EN is *Low*, the TPS51221 is in the shutdown state; only the 3.3-V LDO stays alive, and consumes $7\mu A$ (typically). When EN becomes *High*, the TPS51221 is in the standby state. The 2-V reference and the 5-V LDO become enabled, consume about 80 μA with no load condition, and are ready to turn on SMPS channels. Each SMPS channel is turned on when ENx becomes *High*. After ENx is set to high, the TPS51221 begins softstart, and ramps up the output voltage from zero to the target voltage with 0.96 ms. However, if a slower soft-start is required, an external capacitor can be tied from the ENx pin to GND. In this case, the TPS51221 charges the external capacitor with the integrated 2- μA current source. An approximate external soft-start time would be $t_{EX-SS}=C_{EX}$ / t_{EN12} , it means the time from ENx=1V to ENx=2V. Recommend capacitance is more than 2.2nF.




Figure 38. Enable and Soft-Start Timing

ΕN EN1 EN₂ VREG3 VREF2 VREG5 CH1 GND Don't Care Don't Care ON Off Off Off ON Hi Lo Lo ON ON Off ON ON Hi Hi Lo ON ON

ON

ON

Hi

Hi

Table 1. Enable Logic States

ON

ON

PRE-BIASED START-UP

lο

Hi

Hi

Hi

The TPS51221 supports a pre-biased start up by preventing negative inductor current during soft-start when the output capacitor holds some charge. The initial DRHV signal waits until the voltage feedback signal becomes greater than the internal reference ramping up by the soft-start function. After that, the start-up occurs the same way the the soft-start condition fully discharges, regardless of the SKIPSELx selection.

Product Folder Link(s): TPS51221

Submit Documentation Feedback

Off

ON

ON

ON



3.3 V, 10 mA LDO (VREG3)

A 3.3-V, 10mA, linear regulator is integrated in the TPS51221. This LDO services some of the analog supply rail for the IC and provides a handy standby supply for 3.3-V *Always On* voltage in the notebook system. Apply a 2.2- μ F (at least 1- μ F), high quality X5R or X7R ceramic capacitor from VREG3 to (signal) GND, adjacent to the IC.

2.0-V, 100 μA Sink/ Source Reference (VREF2)

This voltage is used for the reference of the loop compensation network. Apply a $0.22-\mu F$ (at least $0.1-\mu F$), high quality X5R or X7R ceramic capacitor from VREF2 to (signal) GND, adjacent to the IC.

5.0-V, 100 mA LDO (VREG5)

A 5.0-V, 100-mA linear regulator is integrated in the TPS51221. This LDO services the main analog supply rail for the IC and provides current for gate drivers until switch-over function becomes enabled. Apply $10-\mu F$ (at least $4.7-\mu F$), high quality X5R or X7R ceramic capacitor from VREG5 to (power) GND, adjacent to the IC.

VREG5 SWITCHOVER

When EN1 is high, PGOOD1 indicates *GOOD* and more than 4.7-V voltage is applied to V5SW, the internal 5V-LDO is shut off and the VREG5 is shorted to V5SW by an internal MOSFET after A 7.7ms delay. When the V5SW voltage becomes lower than 4.5 V, EN1 becomes low, or PGOOD1 indicates *BAD*, the internal switch is turned off and the internal 5V-LDO resumes immediately.

BASIC PWM OPERATIONS

The main control loop of the SMPS is designed as a fixed-frequency, peak current mode pulse width modulation (PWM) controller. It can achieve stable operation in any type of capacitors, including low ESR capacitor(s) such as ceramic or specialty polymer capacitors.

The TPS51221 SMPS uses the output voltage information and the inductor current information to regulate the output voltage. The output voltage information is sensed by VFBx pin. The signal is compared with the internal 1-V reference and the voltage difference is amplified by a transconductance amplifier (VFB-AMP). The inductor current information is sensed by CSPx and CSNx pins. The voltage difference is amplified by another transconductance amplifier (CS-AMP). The output of the VFB-AMP indicates the target peak inductor current. If the output voltage goes down, the TPS51221 increases the target inductor current to raise the output voltage. On the other hand, if the output voltage goes up the TPS51221 decreases the target inductor current to reduce the output voltage.

At the beginning of each clock cycle, the high-side MOSFET is turned on, or becomes *ON* state. The high-side MOSFET is turned off, or becomes *OFF* state, after the inductor current reaches the target value—which is determined by the combination value of the output of the VFB-AMP and a ramp compensation signal. The ramp compensation signal is used to prevent sub-harmonic oscillation of the inductor current control loop. The high-side MOSFET is turned on again at the next clock cycle. By repeating the operation in this manner, the controller regulates the output voltage. The synchronous low-side or the *rectifying* MOSFET is turned on each *OFF* state to keep the conduction loss minimum.

PWM FREQUENCY CONTROL

TPS51221 has a fixed frequency control scheme with 180° phase shift. The switching can be determined by an external resistor which is connected between RF pin and GND, and can be calculated using Equation 1:

$$f_{sw}[kHz] = \frac{1 \times 10^5}{RF[k\Omega]}$$
(1)

The TPS51221 can also synchronize to the external clock, of more than 2.5-V amplitude, by applying the signal to RF pin. The set timing of the channel-1 initiates at the raising edge (1.3V typ) of the clock, and channel-2 initiates at the falling edge (1.1V typ). Therefore, the 50% duty signal makes both channels 180° phase shift.

When the external clock synchronization is selected, the following conditions are required.

- Remove RF resistor
- Add clock signal before EN1 or EN2 turning on

Copyright © 2007–2009, Texas Instruments Incorporated



The TPS51221 does NOT support switching frequency change on-the-fly. (neither from the switching frequency set by the RF resistor to the external clock, nor vice versa)




Figure 39. Switching Frequency vs RF

LIGHT LOAD OPERATION

The TPS51221 automatically reduces switching frequency at light load condition to maintain high efficiency if *Auto Skip* or *OOA* mode is selected by SKIPSELx. This reduction of frequency is achieved by skipping pulses. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its *peak* touches a predetermined current, $I_{LL(PEAK)}$, which indicates the boundary between heavy-load and light-load conditions. Once the top MOSFET is turned on, the TPS51221 does not allow turning it off until it touches $I_{LL(PEAK)}$. This eventually causes an over-voltage condition to the output, and pulse skipping. From the next pulse after zero-crossing is detected, $I_{LL(PEAK)}$ is limited by the ramp-down signal which starts from 25% of the over-current limit setting ($I_{OCL(PEAK)}$: see the CURRENT PROTECTION section) toward 5% of $I_{OCL(PEAK)}$, over one switching cycle to prevent causing a large ripple. The transition load point to the light load operation $I_{LL(DC)}$ can be calculated as follows;

$$I_{LL(DC)} = I_{LL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$
 (2)

$$I_{\text{IND(RIPPLE)}} = \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}}}$$
(3)

where f_{SW} is the PWM switching frequency as determined by RF resistor setting or external clock. Switching frequency versus output current in the light load condition is a function of L, f, Vin and Vout; but it decreases almost proportional to the output current from the $I_{LL(DC)}$ given above however, as the switching is synchronized with clock. Due to the synchronization, the switching waveform in boundary load condition (close to $I_{LL(DC)}$), appears as a sub-harmonic oscillation; however, it is the intended operation.

If SKIPSELx is tied to GND, TPS51221 works at the constant frequency of fSW, regardless of its load current.






Figure 40. Boundary Between Pulse Skipping and CCM

$$I_{LL(PEAK)}Ramp = \left(0.25 - 0.2 \times \frac{V_{OUT}}{V_{IN}}\right) \times I_{OCL(PEAK)}$$

$$\begin{array}{c} I_{Inductor} \\ 25\% \text{ of } I_{OCL(PEAK)} \\ I_{LL(PEAK)} \\ I_{LL(PEAK)} \\ I_{ILL(PEAK)} \\ I_{IL$$

Figure 41. Inductor Current Limit at Pulse Skipping

Table 2. Skip Mode Selection

SKIPSELx	GND	VREF2	VREG3	VREG5
Operating Mode	Continuous Conduction	Auto Skip	OOA Skip (max 7 skips, for <400 kHz)	OOA Skip (max 15 skips, for equal to or greater than 400kHz)

OUT OF AUDIO SKIP OPERATION

Out-Of-Audio™ (OOA) light load mode is a unique control feature that keeps the switching frequency above acoustic audible frequencies toward virtually no-load condition while maintaining best-of-the-art high conversion efficiency. When OOA is selected, the switching frequency is kept higher than audible frequency range in any load condition. The TPS51221 automatically reduces the switching frequency at light-load conditions. OOA control circuit monitors the states of both MOSFETs and forces an *ON* state if a predetermined number of pulses are skipped. This means that the high-side MOSFET is turned on before the output voltage declines down to the target value, so that eventually an over-voltage condition is caused. The OOA control circuit detects this over-voltage condition and begins modulating the skip-mode on-time to keep the output voltage.

The TPS51221 supports a wide switching frequency range; therefore, OOA skip mode has two selections; see Table 2. When 300 kHz switching frequency is selected, max 7 skip (SKIPSEL=3.3V) makes lowest frequency at 37.5kHz. If max 15 skip is chosen, it becomes 18.8kHz; hence, max 7 skip is suitable for less than 400 kHz, and max 15 skip is for equal to or greater than 400 kHz.

Copyright © 2007–2009, Texas Instruments Incorporated



99% DUTY CYCLE OPERATION

In a low-dropout condition such as 5-V input to 5-V output, the basic control loop attempts to maintain 100% of the high-side MOSFET *ON*. However, with the N-channel MOSFET used for the top switch, it is not possible to use the 100% on-cycle to charge the boot strap capacitor. When high duty is required, the TPS51221 extends the *ON* period (by skipping a maximum of three clock cycles and reducing the switching frequency to 25% of the steady state value) and asserts the *OFF* state after extended *ON*.

HIGH-SIDE DRIVER

The high-side driver is designed to drive high current, low $r_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which is 1.7 Ω for VBSTx to DRVHx, and 1.0 Ω for DRVHx to SWx. When configured as a floating driver, 5V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by the flying capacitor between VBSTx and SWx pins. The average drive current is equal to the gate charge at Vgs=5V times the switching frequency. This gate drive current, as well as the low-side gate drive current times 5V, produces the driving power which needs to be dissipated from the TPS51221 package. A dead time to prevent shoot-through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on.

LOW-SIDE DRIVER

The low-side driver is designed to drive high current low $R_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which is 1.3Ω for VREG5 to DRVLx, and $0.7~\Omega$ for DRVLx to GND. The 5-V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by an input capacitor connected between VREG5 and GND. The average drive current is also calculated by the gate charge at Vgs=5V times switching frequency.

CURRENT SENSING SCHEME

In order to provide both good accuracy and cost effective solution, the TPS51221 supports external resistor sensing and inductor DCR sensing. An RC network with high quality X5R or X7R ceramic capacitor should be used to extract voltage drop across DCR. A value of 0.1µF is a good design start. CSPx and CSNx should be connected to positive and negative terminal of the sensing device, respectively. The TPS51221 has an internal current amplifier. The gain of the current amplifier, Gc, is selected by TRIP terminal. In any setting, the output signal of the current amplifier becomes 100mV at the OCL setting point. This means that the current sensing amplifier normalizes the current information signal based on the OCL setting. Attaching an RC network is recommended even with a resistor sensing scheme to get accurate current sensing; see section EXTERNAL PARTS SELECTION for detailed configurations.

CURRENT PROTECTION

The TPS51221 has cycle-by-cycle over-current limiting control. If the inductor current becomes larger than the over-current trip level, TPS51221 turns off the high-side MOSFET, turns on the low-side MOSFET and waits for the next clock cycle.

 $I_{OCL(PEAK)}$ sets peak level of the inductor current. Thus, the DC load current at over-current threshold, $I_{OCL(DC)}$, can be calculated as follows;

$$I_{OCL(DC)} = I_{OCL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$
(5)

$$I_{OCL(PEAK)} = \frac{V_{OCL}}{R_{SENSE}}$$
 (6)

where

- where R_{SENSE} is resistance of the current-sensing device
- V_{OCL} is the over-current trip threshold voltage, as determined by TRIP pin voltages (shown in Table 3)

Table 3. OCL Trip and Discharge Selection

TRIP	GND VREF2		VREG3	VREG5	
V _{OCL} (OCL Trip voltage)	V _{OCL-ULV} (Ultra Low Voltage)		V _{OCL-LV} (Low Voltage)		
Discharge	Enable	Disable	Disable	Enable	



In an over-current condition, the current to the load exceeds the current to the output capacitor; thus, the output voltage tends to fall down and ultimately crosses the under-voltage protection threshold, resulting in shutdown.

POWER GOOD

The TPS51221 has a power-good output for both switcher channels. The power-good function is activated after softstart has finished. If the output voltage comes within $\pm 5\%$ of the target value, internal comparators detect power-good state and the power-good signal becomes high after 1ms internal delay. If the output voltage goes outside of $\pm 10\%$ of the target value, the power-good signal becomes low after 1.5 μ s internal delay. Voltage applied should be less than 6V and the recommended pull-up resistance value is from $100k\Omega$ to $1M\Omega$.

OUTPUT DISCHARGE CONTROL

The TPS51221 discharges output when ENx is low. The TPS51221 discharges outputs using an internal MOSFET connected to CSNx and GND. The current capability of these MOSFETs is limited to discharge the output capacitor slowly. If ENx becomes high during discharge, the MOSFETs are turning off, and some output voltage remains. SMPS changes over to soft-start. PWM will begin after the target voltage overtakes the remaining output voltage. This function can be disabled as shown in Table 3.

CURRENT MONITOR

The TPS51221 monitors the output current as the voltage difference between CSPx and CSNx terminal. The transconductance amplifier (CS-AMP) amplifies this differential voltage 100 times when V_{OCL} is set V_{OCL_ULV} , 50 times when V_{OCL} is set V_{OCL_LV} , and sends out from IMON1 thermal. This function is only for the channel 1 output and adding an RC filter is recommended.

OVER/UNDER VOLTAGE PROTECTION

The TPS51221 monitors the output voltage to detect over- and under-voltage. When the output voltage becomes 15% higher than the target value, the OVP comparator output goes high, and the circuit latches the high-side MOSFET driver OFF and the low-side MOSFET driver ON, and shuts off another channel.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, the TPS51221 latches OFF both high-side and low-side MOSFETs, and shuts off another channel. This UVP function is enabled after soft start has completed. The procedures for restarting from these protection states are:

- (1) toggle EN,
- (2) toggle EN1 and EN2 or
- (3) once be hit UVLO

UVLO PROTECTION

TPS51221 has under-voltage lock out protection (UVLO) for VREG5, VREG3 and VREF2. When the voltage is lower than UVLO threshold voltage, the TPS51221 shuts off each output as shown in Table 4. This is non-latch protection.

Table 4. UVLO Protection

	CH1/ CH2	VREG5	VREG3	VREF2
VREG5 UVLO	Off		On	On
VREG3 UVLO	Off	Off	_	Off
VREF2 UVLO	Off	Off	On	_

THERMAL SHUTDOWN

Copyright © 2007-2009, Texas Instruments Incorporated

TPS51221 monitors the temperature of itself. If the temperature exceeds the threshold value TPS51221 shuts off both SMPS, 5V-LDO and decreases VREG3 current limitation to 5 mA (typically). This is non-latch protection.

Draduat Folder Link(a), T



APPLICATION INFORMATION

EXTERNAL PARTS SELECTION

A buck converter using TPS51221 consists of linear circuits and a switching modulator. Figure 42 shows basic scheme.




Figure 42. Simplified Current Mode Functional Blocks

The external components can be selected by following manner.

1. Determine output voltage dividing resistors (R1 and R2: shown in Figure 42) using the next equation

$$R1 = (V_{OUT} - 1.0) \times R2 \tag{7}$$

2. **Determine switching frequency.** Higher frequency allows smaller output capacitances; however, efficiency is degraded due to increase of switching loss. Frequency setting resistor for RF-pin can be calculated by;

$$RF[k\Omega] = \frac{1 \times 10^5}{f_{sw} [kHz]}$$
(8)

3. **Choose the inductor.** The inductance value should be determined to give the ripple current of approximately 25% to 50% of maximum output current. Recommended ripple current rate is about 30% to 40% at the typical input voltage condition. The next equation uses 33%.

$$L = \frac{1}{0.33 \times I_{OUT(MAX)} \times f_{SW}} \times \frac{\left(V_{IN(TYP)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(TYP)}}$$
(9)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

4. Determine the OCL trip voltage threshold, V_{OCL}, and select the sensing resistor. The OCL trip voltage threshold is determined by TRIP pin setting. Using a larger value improves the S/N ratio. Determine the sensing resistor using next equation. I_{OCL(PEAK)} should be approximately 1.5 x I_{OUT(MAX)} to 1.7 x I_{OUT(MAX)}.

$$R_{SENSE} = \frac{V_{OCL}}{I_{OCL(PEAK)}}$$
(10)



5. **Determine Rgv.** Rgv should be determined from preferable droop compensation value and is given by the next equation, based on the typical number of Gmv=500μS.

$$Rgv = 0.1 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times V_{OUT} \times \frac{1}{Gmv \times Vdroop}$$
(11)

$$Rgv[k\Omega] = 200 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times \frac{V_{OUT}[V]}{Vdroop[mV]}$$
(12)

6. Determine output capacitance C_0 to achieve stable operation using the next equation. The 0 dB frequency; f_0 should be kept under 1/3 of the switching frequency.

$$f_0 = \frac{5}{\pi} \times I_{\text{OCL(PEAK)}} \times \frac{1}{V_{\text{OUT}}} \times \frac{\text{Gmv} \times \text{Rgv}}{\text{Co}} < \frac{f\text{sw}}{3}$$
 (13)

$$Co > \frac{15}{\pi} \times I_{OCL(PEAK)} \times \frac{1}{V_{OUT}} \times \frac{Gmv \times Rgv}{fsw}$$
(14)

7. **Calculate Cc.** Purpose of this capacitance is to cancel zero caused by *ESR* of the output capacitor. When using ceramic capacitor(s), there is no need for Cc. If a combination of different capacitors are used, attaching an RC network circuit might be needed instead of single capacitance to cancel zeros and poles caused by the output capacitors. In the case of a single capacitance, Cc is given in Equation 15.

$$Cc = Co \times \frac{ESR}{Rgv}$$
 (15)

8. Choose MOSFETs. Generally, the on resistance strongly affects efficiency at high load conditions as a conduction loss. In case of low output voltage application, the duty ratio is not so high so that the on resistance of high-side MOSFET does not greatly affect efficiency. However, switching speed (Tr and Tf) affects efficiency as a switching loss. As for low-side MOSFET, usually switching loss is not a main portion of the total loss.

RESISTOR CURRENT SENSING

For more accurate current sensing with an external resistor, the following technique is recommended. Adding RC filtering to cancel the parasitic inductance of the resistor; this filter value can be calculated using Equation 16.

$$Cx \times Rx = \frac{Lx}{Rs}$$
 (16)

This equation means the time-constant of Cx and Rx should match the one of Lx (ESL) and Rs.




Figure 43. External Resistor Current Sensing

Copyright © 2007–2009, Texas Instruments Incorporated



INDUCTOR DCR CURRENT SENSING

To use an inductor DCR as current sensing resistor (Rs), the configuration needs to change, as shown in Figure 44. However, the equation must be satisfied the same as the one using resistor sensing.




Figure 44. Inductor DCR Current Sensing




Figure 45. Inductor DCR Current Sensing With Voltage Divider

The TPS51221 has a fixed V_{OCL} point (60 mV or 30 mV). In order to adjust for DCR, a voltage divider can be configured as shown in Figure 45.

For Rx, Rc and Cx can be determined as below, and over-current limitation value can be calculated as follows.

$$Cx \times (Rx // Rc) = \frac{Lx}{Rs}$$
(17)

$$I_{OCL(PEAK)} = V_{OCL} \times \frac{1}{Rs} \times \frac{Rx + Rc}{Rc}$$
(18)

Figure 50 shows the compensation technique for the temperature drifts of the inductor DCR value. This scheme assumes the temperature rise at the thermistor (R_{NTC}) is directly proportional to the temperature rise at the inductor.






Figure 46. Inductor DCR Current Sensing With Temperature Compensation

LAYOUT CONSIDERATIONS

Certain points must be considered before starting a PCB layout work using the TPS51221.

Placement

- Place RC filters for CSP1 and CSP2 close to the IC pins.
- Place bypass capacitors for VREG5, VREG3 and VREF2 close to the IC pins.
- Place frequency-setting resistor close to the IC pin.
- Place the compensation circuits for COMP1 and COMP2 close to the IC pins.
- Place the voltage setting resistors close to the IC pins.

Routing (sensitive analog portion)

- Use separate traces for: (see Figure 47)
 - Output voltage sensing from current sensing (negative-side)
 - Output voltage sensing from V5SW input (when Vout=5V)
 - Current sensing (positive-side) from switch-node




Figure 47. Sensing Trace Routings

Use Kelvin sensing traces from the solder pads of the current sensing device (inductor or resistor) to current

Copyright © 2007–2009, Texas Instruments Incorporated



sensing comparator inputs (CSPx and CSNx). (see Figure 48)




Figure 48. Current Sensing Traces

- Use small copper space for VFBx, in other words short and narrow traces to avoid noise coupling
- Connect VFB resistor trace to the positive node of the output capacitor.
- Use signal GND for VREF2 and VREG3 capacitors, RF and VFB resistors and the other sensitive analog components. Placing signal GND island (underneath the IC and fully covered peripheral components) on the internal layer for shielding purpose is recommended. (See Figure 49)
- Use thermal land for PowerPAD™. Five or more vias with 0.33-mm (13-mils) diameter connected from the thermal land to the internal GND plane should be used to help dissipation. Do NOT connect GND-pin to this thermal land on the surface layer, underneath the package.

Routing (power portion)

- Use wider/ shorter traces of DRVL for low-side gate drivers to reduce stray inductance.
- Use the parallel traces of SW and DRVH for high-side MOSFET gate drive and keep them away from DRVL.
- Connect SW trace to source terminal of the high-side MOSFET.
- Use power GND for VREG5, VIN and Vout capacitors and low-side MOSFETs. Power GND and signal GND should be connected near the IC GND terminal. (See Figure 49)




Figure 49. GND Layout Example



APPLICATION CIRCUITS




Figure 50. Current Mode, DCR Sensing, 5.0V/5A, 3.3V/5A, 300-kHz

Table 5. Current Mode, DCR Sensing, 5.0V/5A, 3.3V/5A, 300-kHz

		_			
SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER		
C11	2 × 120 μF/ 6.3 V/15-mΩ	Panasonic	EEFCX0J121R		
C12	2 × 10 μF/ 25 V	Murata	GRM32DR71E106K		
C21	2 × 220 μF/ 4.0 V/15-mΩ	Panasonic	EEFCX0G221R		
C22	2 × 10 μF/ 25 V	Murata	GRM32DR71E106K		
L1	4.0 μH, 10.3 A, 6.6-mΩ	Sumida	CEP125-4R0MC-H		
L2	4.0 μH, 10.3A, 6.6-mΩ	Sumida	CEP125-4R0MC-H		
Q11, Q21	30-V, 13.6-A, 9.5-mΩ	IR	IRF7821		
Q12, Q22	30-V, 13.8-A, 5.8-mΩ	IR	IRF8113		

Copyright © 2007–2009, Texas Instruments Incorporated






Figure 51. Current Mode, Ex-Resistor Sensing, 5.0V/5A, 3.3V/5A, 370-kHz

Table 6. Current Mode, DCR sensing, 5.0V/5A, 3.3V/5A, 370-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	2 x 220 μF/ 6.3 V/12-mΩ	Panasonic	EEFUE0J221R
C12	2 x 10 μF/ 25 V	Murata	GRM32DR71E106K
C21	2 x 220 μF/ 4.0 V/12-mΩ	Panasonic	EEFUE0G221R
C22	2 x 10 μF/ 25 V	Murata	GRM32DR71E106K
L1	$3.3~\mu H,~10.3~A,~5.9$ -m Ω	токо	FDA1055-3R3M
L2	3.3 μH, 10.3 A, 5.9-mΩ	токо	FDA1055-3R3M
Q11, Q21	30-V, 13.6-A, 9.5-mΩ	IR	IRF7821
Q12, Q22	30-V, 13.8-A, 5.8-mΩ	IR	IRF8113



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51221RTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51221	Samples
TPS51221RTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51221	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51221RTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS51221RTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2


PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51221RTVR	WQFN	RTV	32	3000	356.0	356.0	35.0
TPS51221RTVT	WQFN	RTV	32	250	210.0	185.0	35.0




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated