



# 3-V TO 6-V INPUT, 3-A OUTPUT SYNCHRONOUS BUCK SWITCHER WITH DISABLED SINKING DURING START-UP

#### **FEATURES**

- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Source or Sink Current
- Disabled Current Sinking During Start-Up
- Adjustable Output Voltage Down to 0.9 V With 1.0% Accuracy
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz or Adjustable 280 kHz to 700 kHz
- Synchronizable to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Component Count

#### **APPLICATIONS**


- Low-Voltage, High-Density Distributed Power Systems
- Point of Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Power PC Series Processors


#### DESCRIPTION

As a member of the SWIFT™ family of dc/dc regulators, the TPS54373 low-input voltage, high-output current, synchronous buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high-performance, voltage error amplifier that enables maximum performance and flexibility in choosing the output filter L and C components; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally or externally set slow-start circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

For reliable power up in output precharge applications, the TPS54373 is designed to only source current during start-up.

The TPS54373 is available in a thermally enhanced 20-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

T <sub>A</sub>	OUTPUT VOLTAGE	PACKAGE	PART NUMBER		
−40°C to 85°C	Adjustable down to 0.9 V	Plastic HTSSOP (PWP) <sup>(1)</sup>	TPS54373PWP		

<sup>(1)</sup> The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54373PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		TPS54373
	VIN, SS/ENA, SYNC	-0.3 V to 7 V
	RT	-0.3 V to 6 V
Input voltage range, V <sub>I</sub>	VSENSE	-0.3 V to 4V
	воот	-0.3 V to 17 V
O to to allow a series V	VBIAS, COMP, PWRGD	-0.3 V to 7 V
Output voltage range, V <sub>O</sub>	PH	-0.6 V to 10 V
0	PH	Internally limited
Source current, I <sub>O</sub>	COMP, VBIAS	6 mA
	PH	6 A
Sink current, I <sub>S</sub>	COMP	6 mA
	SS/ENA, PWRGD	10 mA
Voltage differential	AGND to PGND	±0.3 V
Operating virtual junction temperature range, T <sub>J</sub>	-40°C to 125°C	
Storage temperature, T <sub>stg</sub>		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case f	300°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage, V <sub>I</sub>	3		6	V
Operating junction temperature, T <sub>J</sub>	-40		125	°C

#### **DISSIPATION RATINGS**(1)(2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T <sub>A</sub> = 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
20-Pin PWP with solder	26 °C/W	3.85 W <sup>(3)</sup>	2.12 W	1.54 W	
20-Pin PWP without solder	57.5 °C/W	1.73 W	0.96 W	0.69 W	

<sup>(1)</sup> For more information on the PWP package, see TI technical brief, literature number SLMA002.

- 1. 3-inch x 3-inch, 2 layers, thickness: 0.062-inch
- 2. 1.5-oz. copper traces located on the top of the PCB
- 3. 1.5-oz. copper ground plane on the bottom of the PCB
- 4. 10 thermal vias (see "Recommended Land Pattern" in applications section of this data sheet)
- (3) Maximum power dissipation may be limited by overcurrent protection.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> Test board conditions:



### **ELECTRICAL CHARACTERISTICS**

 $TJ = -40^{\circ}C$  to 125°C,  $V_I = 3 \text{ V}$  to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPP	LY VOLTAGE, VIN					
	Input voltage range, VIN		3.0		6.0	V
		$f_s$ = 350 kHz, SYNC $\leq$ 0.8 V, RT open, PH pin open		6.2	9.6	
$I_{(Q)}$	Quiescent current	$f_s$ = 550 kHz, SYNC $\geq$ 2.5 V, RT open, PH pin open		8.4	12.8	mA
		Shutdown, SS/ENA = 0 V		1	1.4	
UNDE	RVOLTAGE LOCKOUT		•			
	Start threshold voltage, UVLO			2.95	3.0	V
	Stop threshold voltage, UVLO		2.70	2.80		V
	Hysteresis voltage, UVLO		0.14	0.16		V
	Rising and falling edge deglitch, UVLO <sup>(1)</sup>			2.5		μs
BIAS \	VOLTAGE	1			Į.	
	Output voltage, VBIAS	I <sub>(VBIAS)</sub> = 0	2.70	2.80	2.90	V
	Output current, VBIAS (2)	,			100	μΑ
CUMU	LATIVE REFERENCE		1			
V <sub>ref</sub>	Accuracy		0.882	0.891	0.900	V
REGU	LATION					
	1:(1)/2)	$I_L = 1.5 \text{ A}, f_S = 350 \text{ kHz},  T_J = 85^{\circ}\text{C}$			0.07	0/ 0/
	Line regulation <sup>(1)(3)</sup>	I <sub>L</sub> = 1.5 A, f <sub>s</sub> = 550 kHz, T <sub>J</sub> = 85°C			0.07	- %/V
	L and recordation (1)(3)	$I_L = 0 \text{ A to } 3 \text{ A, f}_S = 350 \text{ kHz,}  T_J = 85^{\circ}\text{C}$			0.03	0/ /A
	Load regulation <sup>(1)(3)</sup>	$I_L = 0 \text{ A to } 3 \text{ A, f}_S = 550 \text{ kHz, } T_J = 85^{\circ}\text{C}$			0.03	%/A
OSCIL	LATOR		•			
	laterally and from a selection and	SYNC ≤ 0.8 V, RT open	280	350	420	
	Internally set—free running frequency	SYNC ≥ 2.5 V, RT open	440	550	660	kHz
		RT = 180 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>	252	280	308	
	Externally set—free running frequency range	RT = 100 k $\Omega$ (1% resistor to AGND)	460	500	540	kHz
		RT = 68 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>	663	700	762	
	High level threshold, SYNC		2.5			V
	Low level threshold, SYNC				0.8	V
	Pulse duration, external synchronization, SYNC <sup>(1)</sup>		50			ns
	Frequency range, SYNC <sup>(1)</sup>		330		700	kHz
	Ramp valley <sup>(1)</sup>			0.75		V
	Ramp amplitude (peak-to-peak) <sup>(1)</sup>			1		V
	Minimum controllable on time <sup>(1)</sup>				200	ns
	Maximum duty cycle		90%			

 <sup>(1)</sup> Specified by design
 (2) Static resistive loads only
 (3) Specified by the circuit used in Figure 10



### **ELECTRICAL CHARACTERISTICS (continued)**


 $TJ = -40^{\circ}C$  to 125°C,  $V_I = 3$  V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER					
	Error amplifier open-loop voltage gain	1 kΩ COMP to AGND <sup>(1)</sup>	90	110		dB
	Error amplifier unity gain bandwidth	Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(1)</sup>	3	5		MHz
	Error amplifier common mode input voltage range	Powered by internal LDO <sup>(1)</sup>	0		VBIAS	V
	Input bias current, VSENSE	VSENSE = V <sub>ref</sub>		60	250	nA
	Output voltage slew rate (symmetric), COMP <sup>(1)</sup>		1.0	1.4		V/μs
PWM C	OMPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead-time)	10-mV overdrive <sup>(1)</sup>		70	85	ns
SLOW-S	START/ENABLE					
	Enable threshold voltage, SS/ENA		0.82	1.20	1.40	V
	Enable hysteresis voltage, SS/ENA			0.03		٧
	Falling edge deglitch, SS/ENA <sup>(1)</sup>			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	μА
	Discharge current, SS/ENA	SS/ENA = 0.2 V, V <sub>I</sub> = 2.7 V	1.5	2.3	4.0	mA
POWER	GOOD					
	Power-good threshold voltage	VSENSE falling		90		%V <sub>ref</sub>
	Power-good hysteresis voltage <sup>(1)</sup>			3		%V <sub>ref</sub>
	Power-good falling edge deglitch <sup>(1)</sup>			35		μs
	Output saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.3	V
	Leakage current, PWRGD	V <sub>I</sub> = 5.5 V			1	μΑ
CURRE	NT LIMIT					
	Command limitation assists	V <sub>I</sub> = 3 V Output shorted <sup>(1)</sup>	4	6.5		•
	Current limit trip point	V <sub>I</sub> = 6 V Output shorted <sup>(1)</sup>	4.5	7.5		Α
	Current limit leading edge blanking time <sup>(1)</sup>			100		ns
	Current limit total response time(1)			200		ns
THERM	AL SHUTDOWN					
	Thermal shutdown trip point <sup>(1)</sup>		135	150	165	°C
	Thermal shutdown hysteresis <sup>(1)</sup>			10		°C
OUTPUT	T POWER MOSFETS					
	Power MOSEET awitches	$V_1 = 6 V^{(4)}$	_	59	88	m0
r <sub>DS(on)</sub>	Power MOSFET switches	$V_{I} = 3 V^{(4)}$		85	136	mΩ

<sup>(1)</sup> Specified by design
(2) Static resistive loads only
(3) Specified by the circuit used in Figure 10
(4) Matched MOSFETs low-side r<sub>DS(on)</sub> production tested, high-side r<sub>DS(on)</sub> specified by design



#### PWP PACKAGE (TOP VIEW)




#### **TERMINAL FUNCTIONS**

TERMIN	IAL	DECODINE CONTRACTOR CO
NAME	NO.	DESCRIPTION
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Connect PowerPAD to AGND.
BOOT	5	Bootstrap output. $0.022-\mu F$ to $0.1-\mu F$ low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
COMP	3	Error amplifier output. Connect frequency compensation network from COMP to VSENSE
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single-point connection to AGND is recommended.
PH	6–10	Phase output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.
PWRGD	4	Power-good open-drain output. High when VSENSE $\geq$ 90% $V_{ref}$ , otherwise PWRGD is low. Note that output is low when SS/ENA is low, or the internal shutdown signal is active.
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency. When using the SYNC pin, set the RT value for a frequency at or slightly lower than the external oscillator frequency.
SS/ENA	18	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
SYNC	19	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1-μF to 1.0-μF ceramic capacitor.
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low-ESR 10- $\mu$ F ceramic capacitor.
VSENSE	2	Error amplifier inverting input. Connect to output voltage through compensation network/output divider.




#### INTERNAL BLOCK DIAGRAM





#### TYPICAL CHARACTERISTICS





#### APPLICATION INFORMATION

Figure 10 shows the schematic diagram for a typical TPS54373 application. The TPS54373 (U1) can provide up to 3 A of output current at a nominal output voltage of 0.9 V to 3.3 V, and for this application, the output voltage

is set at 2.5 V and the input voltage is 3.3 V. For proper operation, the PowerPAD underneath the integrated circuit TPS54373 must be soldered properly to the printed-circuit board.




Figure 10. Application Circuit

#### **COMPONENT SELECTION**

The values for the components used in this design example are selected for low output ripple and small PCB area. Ceramic capacitors are used in the output filter circuit. A small size, small value output inductor is also used. Compensation network components are chosen to maximize closed loop bandwidth and provide good transient response characteristics. Additional design information is available at www.ti.com.

#### INPUT VOLTAGE

The input voltage is a nominal 3.3 Vdc. The input filter (C12) is a 10- $\mu$ F ceramic capacitor (Taiyo Yuden). C10, also a 10- $\mu$ F ceramic capacitor (Taiyo Yuden) that provides high-frequency decoupling of the TPS54373

from the input supply, must be located as close as possible to the device. Ripple current is carried in both C10 and C12, and the return path to PGND should avoid the current circulating in the output capacitors C5, C7, C8, and C13.

#### FEEDBACK CIRCUIT

The values for these components are selected to provide fast transient response times. R1, R2, R3, R4, C1, C2, and C4 forms the loop-compensation network for the circuit. For this design, a Type 3, topology is used. The transfer function of the feedback network is chosen to provide maximum closed loop gain available with open loop characteristics of the internal error amplifier. Closed-loop crossover frequency is typically between 80 kHz at 3.3-V input.



#### OPERATING FREQUENCY

In the application circuit, the RT pin is grounded through a 71.5-k $\Omega$  resistor (R6) to select the operating frequency of 700 kHz. To set a different frequency, place a 68-k $\Omega$  to 180-k $\Omega$  resistor between RT (pin 28) and analog ground or leave RT floating to select the default of 350 kHz. The resistance can be approximated using the following equation:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ [k}\Omega]$$
 (1)

#### **OUTPUT FILTER**

The output filter is composed of a 0.65- $\mu$ H inductor (L1) and 3 x 22- $\mu$ F capacitors (C5, C7, and C8). The inductor is a low dc resistance (0.010  $\Omega$ ) type, Vishay IHLP-2525CZ-01 1.0  $\mu$ H. The capacitors used are 22- $\mu$ F, 6.3-V ceramic types with X5R dielectric. An additional high-frequency bypass capacitor, C13, is also used.

#### PRECHARGE CIRCUIT

VIN precharges the output of the application circuit through series diodes (D1 and D2) during start-up. As the input voltage increases at start-up, the output is precharged to VIN minus the forward bias voltage of the two diodes. When the internal reference has ramped up to a value greater than the voltage fed back to the VSENSE pin, the output of the internal error amplifier begins to increase. When this output reaches the maximum ramp amplitude, the output of the PWM comparator reaches 100 percent duty cycle and the internal logic enables the high-side FET driver and switching begins. The output tracks the internal reference until the preset output voltage is reached. Under no circumstances should the precharge voltage be allowed to increase above the preset output value.

#### **PCB LAYOUT**

Figure 11 shows a generalized PCB layout guide for the TPS54373.

The VIN pins should be connected together on the printed-circuit board (PCB) and bypassed with a low-ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54373 ground pins. The minimum recommended bypass capacitance is 10  $\mu\text{F}$  ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

The TPS54373 has two internal grounds (analog and power). Inside the TPS54373, the analog ground ties to all of the noise-sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54373, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There should be an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54373. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the voltage set point divider, timing resistor RT, slow start capacitor and bias capacitor grounds. Connect this trace directly to AGND (pin 1).

The PH pins should be tied together and routed to the output inductor. Because the PH connection is the switching node, the inductor should be located close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.

Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths.


Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as practical.

Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pinout, they have to be routed somewhat close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350 kHz operating frequency, connect them to this trace as well.

If pre-charge diodes are used, keep the path from the voltage source to the output filter capacitor short. Make sure the etch is wide enough to carry the pre-charge current.





O VIA to Ground Plane

Figure 11. TPS54373 PCB LAYOUT

# LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE


For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3-inch by 3-inch plane of 1-ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also

help dissipate heat, and any area available should be used when 3-A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013-inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.





#### PERFORMANCE GRAPHS

Data shown is for the circuit in Figure 10 with precharge disabled (D1 and D2 removed) except for slow-start timing of Figure 19. All data is for  $V_I = 3.3 \text{ V}$ ,  $V_O = 2.5 \text{ V}$ , fs = 700 kHz and  $T_A = 25^{\circ}\text{C}$ , unless otherwise specified.



(1) Safe operating area is applicable to the test board conditions in the Dissipation Ratings





# TEXAS INSTRUMENTS

#### **DETAILED DESCRIPTION**

# DISABLED SINKING DURING START-UP (DSDS)

The DSDS feature enables minimal voltage drooping of output precharge capacitors at start-up. The TPS54373 is designed to disable the low-side MOSFET to prevent sinking current from a precharge output capacitor during start-up. Once the high-side MOSFET has been turned on to the maximum duty cycle limit, the low-side MOSFET is allowed to switch. Once the maximum duty cycle condition is met, the converter functions as a sourcing converter until the SS/ENA is pulled low.

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

The TPS54373 incorporates an undervoltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator and a 2.5- $\mu s$  rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

#### SLOW-START/ENABLE (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start-up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- $\mu$ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ } \mu\text{A}}$$
 (2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \text{ } \mu\text{A}}$$
 (3)

The actual slow-start time is likely to be less than the above approximation due to the brief ramp-up at the internal rate. The low-side MOSFET is off during the slow-start sequence.

#### **VBIAS REGULATOR (VBIAS)**

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R- or X5R-grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor must be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

#### **VOLTAGE REFERENCE**

The voltage reference system produces a precise  $V_{ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high-precision regulation of the TPS54373, because it cancels offset errors in the scale and error amplifier circuits.

#### OSCILLATOR AND PWM RAMP

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin and AGND and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (4)



External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose a resistor between the RT and AGND which sets the free running frequency to 80% of the synchronization signal. The following table summarizes the frequency selection configurations:

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 180 k $\Omega$ to 68 k $\Omega$
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchro- nization frequency

#### **ERROR AMPLIFIER**

The high-performance, wide bandwidth, voltage error amplifier sets the TPS54373 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular application needs. Type-2 or type-3 compensation can be employed using external compensation components.

#### **PWM CONTROL**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is reset, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error

amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54373 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

# DEAD-TIME CONTROL AND MOSFET DRIVERS

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- $\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.


#### OVERCURRENT PROTECTION

The cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents current limit false tripping. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

#### THERMAL SHUTDOWN

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due





to the fault condition, and then shutting down on reaching the thermal shutdown trip-point. This sequence repeats until the fault condition is removed.

#### **POWERGOOD (PWRGD)**

The power-good circuit monitors for under-voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD

output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low, or a thermal shutdown occurs. When VIN  $\geq$  UVLO threshold, SS/ENA  $\geq$  enable threshold, and VSENSE > 90% of  $V_{ref}$ , the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of  $V_{ref}$  and a 35- $\mu$ s falling-edge deglitch circuit prevent tripping of the power-good comparator due to high-frequency noise.



www.ti.com 6-Apr-2024

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS54373PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54373	Samples
TPS54373PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54373	Samples
TPS54373PWPRG4	LIFEBUY	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54373	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54373PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023




#### \*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TPS54373PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54373PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

### PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated