

www.ti.com SLVS842-SEPTEMBER 2008

## **Peak Current Limited Step Down Converter for USB Applications**

#### **FEATURES**

- High Efficiency Step Down Converter
- Max Peak Current Limit of 1A, Ideal for USB Powered Applications
- V<sub>IN</sub> Range Optimized for USB from 2V to 6V
- 2.25 MHz Fixed Frequency Operation
- Power Save Mode at Light Load Currents
- Output Voltage Accuracy in PWM mode ±1.5%
- Typ. 15 μA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Soft Start
- Voltage Positioning at Light Loads
- Available in a Small 2x2x0,8mm SON package
- Allows <1mm Solution Height</li>

#### **APPLICATIONS**

- Portable USB Peripherals
- Wireless Modem Applications
- USB PCTV Applications


#### **DESCRIPTION**


The TPS62250 device is a high efficient synchronous step down dc-dc converter optimized for USB powered applications. It provides up to 1A peak output current and limits the average input current to 700mA, making it ideal for applications connected to a USB host. With an wide input voltage range of 2V to 6V, the device supports applications powered by the USB host as well as general applications requiring large output capacitors.

The TPS62250 operates at 2.25MHz fixed switching frequency and enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range.

The Power Save Mode is optimized for low output voltage ripple. For low noise applications such as USB Wireless Modems, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than  $1\mu A$ . TPS62250 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62250 is available in a very small 2x2 6 pin SON package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

| T <sub>A</sub> | PART<br>NUMBER <sup>(1)</sup> | OUTPUT<br>VOLTAGE <sup>(2)</sup> | PACKAGE <sup>(3)</sup> | PACKAGE<br>DESIGNATOR | ORDERING    | PACKAGE<br>MARKING |
|----------------|-------------------------------|----------------------------------|------------------------|-----------------------|-------------|--------------------|
| -40°C to 85°C  | TPS62250                      | adjustable                       | SON 2x2-6              | DRV                   | TPS62250DRV | NXH                |

- (1) The DRV (2x2-6 SON) package is available in tape & reel. Add R suffix to order quantities of 3000 parts per reel.
- 2) Contact TI for other fixed output voltage options
- (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

|                  |                         |                                   | VALUE              | UNIT |
|------------------|-------------------------|-----------------------------------|--------------------|------|
|                  | Input voltage range (2) |                                   | -0.3 to 7          |      |
|                  | Voltage range at EN, Mo | -0.3 to V <sub>IN</sub> +0.3, ≤ 7 | V                  |      |
|                  | Voltage on SW           |                                   | -0.3 to 7          |      |
|                  | Peak output current     |                                   | Internally limited | Α    |
|                  |                         | HBM Human body model              | 2                  | kV   |
|                  | ESD rating (3)          | CDM Charge device model           | 1                  | KV   |
|                  |                         | Machine model                     | 200                | V    |
| TJ               | Maximum operating jund  | ction temperature                 | -40 to 125         | °C   |
| T <sub>stg</sub> | Storage temperature rar | nge                               | -65 to 150         | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### **DISSIPATION RATINGS**

| PACKAGE | $R_{\theta JA}$ | POWER RATING FOR T <sub>A</sub> ≤ 25°C | DERATING FACTOR ABOVE T <sub>A</sub> = 25°C |
|---------|-----------------|--|---|
| DRV     | 76°C/W          | 1300 mW                                | 13 mW/°C                                    |

#### RECOMMENDED OPERATING CONDITIONS

|                 |   | MIN | NOM MAX | UNIT |
|-----------------|---|-----|---------|------|
| $V_{\text{IN}}$ | Supply voltage                              | 2   | 6       | V    |
|                 | Output voltage range for adjustable voltage | 0.6 | VIN     | V    |
| $T_A$           | Operating ambient temperature               | -40 | 85      | °C   |
| $T_J$           | Operating junction temperature              | -40 | 125     | °C   |

Product Folder Link(s): TPS62250

<sup>(3)</sup> The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

www.ti.com SLVS842-SEPTEMBER 2008

#### **ELECTRICAL CHARACTERISTICS**

Over full operating ambient temperature range, typical values are at  $T_A$  = 25°C. Unless otherwise noted, specifications apply for condition  $V_{IN}$  = EN = 3.6V. External components  $C_{IN}$  = 4.7 $\mu$ F 0603,  $C_{OUT}$  = 10 $\mu$ F 0603, L = 2.2 $\mu$ H, see the parameter measurement information.

|                       | PARAMETER   | TEST CONDITIONS  | MIN   | TYP  | MAX      | UNIT |
|-----------------------|---|--|-------|------|----------|------|
| SUPPLY                |   |  |       |      |          |      |
| V <sub>IN</sub>       | Input voltage range                                 |  | 2.3   |      | 6        | V    |
|                       |   | I <sub>OUT</sub> = 0 mA, PFM mode enabled<br>(MODE = GND) device not switching   |       | 15   |          |      |
| $I_Q$                 | Operating quiescent current                         | $I_{OUT}$ = 0 mA, PFM mode enabled (MODE = GND) device switching, $V_{OUT}$ = 1.8 V, See $^{(1)}$  |       | 18.5 |          | μΑ   |
|                       |   | $I_{OUT} = 0$ mA, switching with no load (MODE = $V_{IN}$ ), PWM operation, $V_{OUT} = 1.8$ V, $V_{IN} = 3$ V  |       | 3.8  |          | mA   |
| I <sub>SD</sub>       | Shutdown current                                    | EN = GND   |       | 0.1  | 1        | μΑ   |
|                       |   | Falling  |       | 1.85 |          | .,   |
| UVLO                  | Undervoltage lockout threshold                      | Rising   |       | 1.95 |          | V    |
| ENABLE,               | MODE  |  | ·     |      |          |      |
| V <sub>IH</sub>       | High level input voltage, EN, MODE                  | 2 V ≤ V <sub>IN</sub> ≤ 6 V  | 1     |      | VIN      | V    |
| V <sub>IL</sub>       | Low level input voltage, EN,<br>MODE                | 2 V ≤ V <sub>IN</sub> ≤ 6 V  | 0     |      | 0.4      | V    |
| I <sub>IN</sub>       | Input bias current, EN, MODE                        | EN, MODE = GND or VIN  |       | 0.01 | 1        | μΑ   |
| POWER S               | WITCH   |  |       |      |          |      |
| R <sub>DS(on)</sub>   | High side MOSFET on-resistance                      | V - V - 26 V T - 25°C  |       | 240  | 480      | mΩ   |
|                       | Low side MOSFET on-resistance                       | $V_{IN} = V_{GS} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C}$  |       | 185  | 380      |      |
| I <sub>LIMF</sub>     | Forward current limit MOSFET high-side and low side | $V_{IN} = V_{GS} = 3.6 \text{ V}$  | 0.8   | 1    | 1.2      | Α    |
| _                     | Thermal shutdown                                    | Increasing junction temperature  |       | 140  |          | °C   |
| T <sub>SD</sub>       | Thermal shutdown hysteresis                         | Decreasing junction temperature  |       | 20   |          | C    |
| OSCILLA <sup>®</sup>  | TOR   |  |       |      |          |      |
| $f_{\text{SW}}$       | Oscillator frequency                                | $2 \text{ V} \leq \text{V}_{IN} \leq 6 \text{ V}$  | 2     | 2.25 | 2.5      | MHz  |
| OUTPUT                |   |  |       |      |          |      |
| V <sub>OUT</sub>      | Adjustable output voltage range                     |  | 0.6   |      | $V_{IN}$ | V    |
| $V_{ref}$             | Reference voltage                                   |  |       | 600  |          | mV   |
|                       | Feedback voltage PWM Mode                           | $\label{eq:model} \begin{array}{ll} \text{MODE} = \text{V}_{\text{IN}}, \text{ PWM operation, for fixed output} \\ \text{voltage versions V}_{\text{FB}} = \text{V}_{\text{OUT}}, \\ 2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 6 \text{ V}, \text{ 0 mA} \leq \text{I}_{\text{OUT}} \leq 600 \text{ mA} \end{array} $ | -1.5% | 0%   | 1.5%     |      |
| $V_{FB}$              | Feedback voltage PFM mode                           | MODE = GND, device in PFM mode, voltage positioning active <sup>(1)</sup>  |       | 1%   |          |      |
|                       | Load regulation                                     | PWM Mode   |       | -0.5 |          | %/A  |
| t <sub>Start Up</sub> | Start-up time                                       | Time from active EN to reach 95% of V <sub>OUT</sub> nominal   |       | 500  |          | μs   |
| t <sub>Ramp</sub>     | V <sub>OUT</sub> ramp up time                       | Time to ramp from 5% to 95% of V <sub>OUT</sub>  |       | 250  |          | μs   |
| I <sub>lkg</sub>      | Leakage current into SW pin                         | $V_{IN} = 3.6 \text{ V}, V_{IN} = V_{OUT} = V_{SW}, EN = GND^{(3)}$  |       | 0.1  | 1        | μΑ   |

<sup>(1)</sup> In PFM mode, the internal reference voltage is set to typ. 1.01xV<sub>ref</sub>. See the parameter measurement information.

Product Folder Link(s): TPS62250

<sup>(2)</sup> For  $V_{IN} = V_O + 0.6 \text{ V}$ 


<sup>(3)</sup> In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.



#### **TERMINAL FUNCTIONS**

| TERM     | IINAL               |     |   |  |  |  |  |  |
|----------|---------------------|-----|---|--|--|--|--|--|
| NAME     | NO.<br>SON<br>2x2-6 | 1/0 | DESCRIPTION   |  |  |  |  |  |
| $V_{IN}$ | 5                   | PWR | VIN power supply pin.   |  |  |  |  |  |
| GND      | 6                   | PWR | GND supply pin  |  |  |  |  |  |
| EN       | 4                   | ı   | This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.   |  |  |  |  |  |
| SW       | 1                   | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.  |  |  |  |  |  |
| FB       | 3                   | ı   | Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor   |  |  |  |  |  |
| MODE     | 2                   | 1   | This pin is only available at SON package option. MODE pin = high forces the device to operate in fixed frequency PWM mode. MODE pin = low enables the Power Save Mode with automatic transition from PFM mode to fixed frequency PWM mode. |  |  |  |  |  |


#### **FUNCTIONAL BLOCK DIAGRAM**





SLVS842-SEPTEMBER 2008

#### PARAMETER MEASUREMENT INFORMATION



L: LPS3015 2.2 μH, 110 mΩ C $_{\rm IN}$  GRM188R60J475K 4.7 μF Murata 0603 size

 $C_{OUT}$  GRM188R60J106M 10  $\mu\text{F}$  Murata 0603 size



#### TYPICAL CHARACTERISTICS


#### **Table of Graphs**

|                              |  | FIGURE    |
|------------------------------|--|-----------|
|                              | Output Current V <sub>OUT</sub> = 1.8 V, Power Save Mode, MODE = GND                     | Figure 1  |
|                              | Output Current V <sub>OUT</sub> = 1.8 V, PWM Mode, MODE = V <sub>IN</sub>                | Figure 2  |
| Efficiency                   | Output Current V <sub>OUT</sub> = 3.3 V, PWM Mode, MODE = V <sub>IN</sub>                | Figure 3  |
| Efficiency                   | Output Current V <sub>OUT</sub> = 3.3 V, Power Save Mode, MODE = GND                     | Figure 4  |
|                              | Output Current   | Figure 5  |
|                              | Output Current   | Figure 6  |
|                              | at 25°C, V <sub>OUT</sub> = 1.8 V, Power Save Mode, MODE = GND                           | Figure 7  |
|                              | at –40°C, V <sub>OUT</sub> = 1.8 V, Power Save Mode, MODE = GND                          | Figure 8  |
| Output Voltage Accuracy      | at 85°C, V <sub>OUT</sub> = 1.8 V, Power Save Mode, MODE = GND                           | Figure 9  |
| Output Voltage Accuracy      | at 25°C, V <sub>OUT</sub> = 1.8 V, PWM Mode, MODE = V <sub>IN</sub>                      | Figure 10 |
|                              | at -40°C, V <sub>OUT</sub> = 1.8 V, PWM Mode, MODE = V <sub>IN</sub>                     | Figure 11 |
|                              | at 85°C, V <sub>OUT</sub> = 1.8 V, PWM Mode, MODE = V <sub>IN</sub>                      | Figure 12 |
| Typical Operation            | PWM Mode, V <sub>OUT</sub> = 1.8 V   | Figure 13 |
| Mode Transition              | MODE Pin Transition From PFM to Forced PWM Mode at light load                            | Figure 14 |
| Mode Transition              | MODE Pin Transition From Forced PWM to PFM Mode at light load                            | Figure 15 |
| Start-up Timing              |  | Figure 16 |
|                              | Forced PWM Mode , V <sub>OUT</sub> = 1.5 V, 50 mA to 200 mA                              | Figure 17 |
|                              | Forced PWM Mode , V <sub>OUT</sub> = 1.5 V, 200 mA to 400 mA                             | Figure 18 |
|                              | PFM Mode to PWM Mode, $V_{OUT}$ = 1.5 V, 150 $\mu$ A to 400 mA                           | Figure 19 |
|                              | PWM Mode to PFM Mode, $V_{OUT}$ = 1.5 V, 400 mA to 150 $\mu$ A                           | Figure 20 |
| Load Transient               | PFM Mode, V <sub>OUT</sub> = 1.5 V, 1.5 mA to 50 mA                                      | Figure 21 |
|                              | PFM Mode, V <sub>OUT</sub> = 1.5 V, 50 mA to 1.5 mA                                      | Figure 22 |
|                              | PFM Mode to PWM Mode, V <sub>OUT</sub> = 1.8 V, 50 mA to 250 mA                          | Figure 23 |
|                              | PFM Mode to PWM Mode, V <sub>OUT</sub> = 1.5 V, 50 mA to 400 mA                          | Figure 24 |
|                              | PWM Mode to PFM Mode, V <sub>OUT</sub> = 1.5 V, 400 mA to 50 mA                          | Figure 25 |
| Line Transient               | PFM Mode, V <sub>OUT</sub> = 1.8 V, 50 mA  | Figure 26 |
| Line Transient               | PFM Mode, V <sub>OUT</sub> = 1.8 V, 250 mA   | Figure 27 |
| Tunical Operation            | PFM $V_{OUT}$ Ripple, $V_{OUT}$ = 1.8 V, 10 mA, L = 2.2 $\mu$ H, $C_{OUT}$ = 10 $\mu$ F  | Figure 28 |
| Typical Operation            | PFM $V_{OUT}$ Ripple, $V_{OUT}$ = 1.8 V, 10 mA, L = 4.7 $\mu$ H, $C_{OUT}$ = 10 $\mu$ F  | Figure 29 |
| Shutdown Current into VIN    | vs Input Voltage, (T <sub>A</sub> = 85°C, T <sub>A</sub> = 25°C, T <sub>A</sub> = -40°C) | Figure 30 |
| Quiescent Current            | vs Input Voltage, (T <sub>A</sub> = 85°C, T <sub>A</sub> = 25°C, T <sub>A</sub> = -40°C) | Figure 31 |
| Static Drain Source On-State | vo lanut Voltago /T = 95°C T = 25°C T = 40°C)  | Figure 32 |
| Resistance                   | vs Input Voltage, $(T_A = 85^{\circ}C, T_A = 25^{\circ}C, T_A = -40^{\circ}C)$           | Figure 33 |




www.ti.com







# EFFICIENCY (PWM Mode)





# EFFICIENCY (PWM Mode) vs OUTPUT CURRENT





### EFFICIENCY (Power Save Mode)















www.ti.com


# OUTPUT VOLTAGE ACCURACY (Power Save Mode) vs




# OUTPUT VOLTAGE ACCURACY (PWM Mode) vs OUTPUT CURRENT



# OUTPUT VOLTAGE ACCURACY (PWM Mode) vs OUTPUT CURRENT



# OUTPUT VOLTAGE ACCURACY (PWM Mode) vs OUTPUT CURRENT










Figure 13.

#### MODE PIN TRANSITION FROM PWM TO PFM MODE AT LIGHT LOAD




Figure 15.

# MODE PIN TRANSITION FROM PFM TO FORCED PWM MODE AT LIGHT LOAD




Figure 14.

#### **START-UP TIMING**





Figure 16.




www.ti.com



#### Figure 17.

# LOAD TRANSIENT (Forced PFM Mode To PWM Mode) SW 2 V/Div V<sub>IN</sub> 3.6 V V<sub>OUT</sub> 50mV/Div V<sub>OUT</sub> 1.5 V I<sub>OUT</sub> 150 μA to 400 mA MODE = GND 400 mA 150 μA Time Base – 500 μs/Div

Figure 19.



LOAD TRANSIENT (Forced PWM Mode To PFM Mode)




Figure 20.







Figure 21.



LOAD TRANSIENT (PFM Mode)




Figure 22.

# LOAD TRANSIENT (PFM Mode To PWM Mode)




Figure 24.



www.ti.com




Figure 25.

#### **LINE TRANSIENT (PWM Mode)**




Figure 27.

#### LINE TRANSIENT (PFM Mode)




Figure 26.

#### **TYPICAL OPERATION (PFM Mode)**




Figure 28.



SLVS842-SEPTEMBER 2008 www.ti.com







Figure 29.






# STATIC DRAIN-SOURCE ON-STATE RESISTANCE



www.ti.com

# STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs





#### **DETAILED DESCRIPTION**

#### **OPERATION**

The TPS62250 step down converter operates with typically 2.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation the converter use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the High Side MOSFET switch is exceeded. After a dead time preventing shoot through current, the Low Side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the Low Side MOSFET rectifier.

The next cycle will be initiated by the clock signal again turning off the Low Side MOSFET rectifier and turning on the on the High Side MOSFET switch.

#### **POWER SAVE MODE**

The Power Save Mode is enabled with MODE Pin set to low level. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the Low Side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of  $V_{OUT}$  nominal +1%, the device starts a PFM current pulse. The High Side MOSFET switch will turn on, and the inductor current ramps up. After the On-time expires, the switch is turned off and the Low Side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled through the MODE pin set to high. The converter will then operate in fixed frequency PWM mode.

#### **Dynamic Voltage Positioning**

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is active in Power Save Mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.

Submit Documentation Feedback

SLVS842-SEPTEMBER 2008




Figure 34. Power Save Mode Operation with automatic Mode transition

#### 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the High Side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing VIN the High Side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{O}max + I_{O}max \times (R_{DS(on)}max + R_{L})$ 

With:

I<sub>O</sub>max = maximum output current plus inductor ripple current

 $R_{DS(on)}$ max = maximum P-channel switch  $R_{DS(on)}$ .

 $R_1 = DC$  resistance of the inductor

V<sub>O</sub>max = nominal output voltage plus maximum output voltage tolerance

#### **Undervoltage Lockout**

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85V with falling V<sub>IN</sub>.

#### MODE SELECTION

The MODE pin allows mode selection between forced PWM mode and Power Save Mode.

Connecting this pin to GND enables the Power Save Mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

SLVS842-SEPTEMBER 2008 www.ti.com



#### **ENABLE**

The device is enabled setting EN pin to high. During the start up time  $t_{Start\ Up}$  the internal circuits are settled and the soft start circuit is activated. The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode in which all internal circuits are disabled. In fixed output voltage versions, the internal resistor divider network is then disconnected from FB pin.

#### **SOFT START**

The TPS62250 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250µs. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft start circuit is enabled within the start up time t<sub>Start Up</sub>.

#### SHORT-CIRCUIT PROTECTION

The High Side and Low Side MOSFET switches are short-circuit protected with maximum switch current = I<sub>LIMF</sub>. The current in the switches is monitored by current limit comparators. Once the current in the High Side MOSFET switch exceeds the threshold of it's current limit comparator, it turns off and the Low Side MOSFET switch is activated to ramp down the current in the inductor and High Side MOSFET switch. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch has decreased below the threshold of its current limit comparator.

#### THERMAL SHUTDOWN

As soon as the junction temperature,  $T_J$ , exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

Submit Documentation Feedback

SLVS842-SEPTEMBER 2008 www.ti.com

#### APPLICATION INFORMATION

#### Figure 35. TPS62250DRV Adjustable 1.2-V Output




Figure 36. TPS62250 adjustable 1.5-V Output

#### **OUTPUT VOLTAGE SETTING**

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)_{\text{with an internal reference voltage } V_{REF} \text{ typical } 0.6\text{V}.$$

To minimize the current through the feedback divider network,  $R_2$  should be 180 k $\Omega$  or 360 k $\Omega$ . The sum of  $R_1$ and  $R_2$  should not exceed ~ $1M\Omega$ , to keep the network robust against noise. An external feed forward capacitor C<sub>1</sub> is required for optimum load transient response. The value of C<sub>1</sub> should be in the range between 22pF and 33pF.

Route the FB line away from noise sources, such as the inductor or the SW line.

#### **OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)**

The TPS62250 is designed to operate with inductors in the range of 1.5µH to 4.7µH and with output capacitors in the range of  $4.7\mu$ F to  $22\mu$ F. The part is optimized for operation with a  $2.2\mu$ H inductor and  $10\mu$ F output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1µH effective inductance and 3.5µF effective capacitance.

#### Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current ( $\Delta I_1$ ) decreases with higher inductance and increases with higher V<sub>1</sub> or V<sub>0</sub>.

The inductor selection has also impact on the output voltage ripple in PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

Equation 1 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 2. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

Copyright © 2008, Texas Instruments Incorporated



$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
(1)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(2)

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

 $\Delta I_1$  = Peak-to-Peak inductor ripple current

I<sub>Lmax</sub> = Maximum Inductor current

A more conservative approach is to select the inductor current rating just for the switch current limit I<sub>LIMF</sub> of the converter.

Accepting larger values of ripple current allows the use of lower inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the dc resistance ( $R_{(DC)}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- · Radiation losses

Table 1. List of Inductors

| DIMENSIONS [mm <sup>3</sup> ] | Inductance μH | INDUCTOR TYPE    | SUPPLIER      |
|-------------------------------|---------------|------------------|---------------|
| 2.5x2.0x1.0max                | 2.0           | MIPS2520D2R2     | FDK           |
| 2.5x2.0x1.2max                | 2.0           | MIPSA2520D2R2    | FDK           |
| 2.5x2.0x1.0max                | 2.2           | KSLI-252010AG2R2 | Htachi Metals |
| 2.5x2.0x1.2max                | 2.2           | LQM2HPN2R2MJ0L   | Murata        |
| 3x3x1.5max                    | 2.2           | LPS3015 2R2      | Coilcraft     |

#### **Output Capacitor Selection**

The advanced fast-response voltage mode control scheme of the TPS62250 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(3)

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta \text{Vout} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$
(4)

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

20

www.ti.com SLVS842-SEPTEMBER 2008

#### **Input Capacitor Selection**

An input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a  $4.7\mu F$  to  $10\mu F$  ceramic capacitor is recommended. Because ceramic capacitor loses up to 80% of its initial capacitance at 5 V, it is recommended that  $10\mu F$  input capacitors be used for input voltages > 4.5V. The input capacitor can be increased without any limit for better input voltage filtering. Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

**Table 2. List of Capacitors** 

| CAPACITANCE | TYPE              | SIZE                            | SUPPLIER |
|-------------|-------------------|---------------------------------|----------|
| 4.7μF       | GRM188R60J475K    | 0603 1.6x0.8x0.8mm <sup>3</sup> | Murata   |
| 10μF        | GRM188R60J106M69D | 0603 1.6x0.8x0.8mm <sup>3</sup> | Murata   |

#### LAYOUT CONSIDERATIONS




Figure 37. Suggested Layout for Fixed Output Voltage Options






Figure 38. Suggested Layout for Adjustable Output Voltage Version

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND Pin of the device to the PowerPAD™ land of the PCB and use this pad as a star point. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD land (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line).

www.ti.com 1-Mar-2024

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| TPS62250DRVR     | ACTIVE     | WSON         | DRV                | 6    | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | NXH                     | Samples |
| TPS62250DRVT     | ACTIVE     | WSON         | DRV                | 6    | 250            | RoHS & Green | Call TI   NIPDAU              | Level-1-260C-UNLIM | -40 to 85    | NXH                     | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

www.ti.com

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Mar-2024

#### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       |      | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62250DRVR | WSON | DRV                | 6 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Mar-2024



#### \*All dimensions are nominal

|   | Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ı | TPS62250DRVR | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated