www.ti.com


QUAD SPDT WIDE BANDWIDTH VIDEO SWITCH WITH LOW ON-STATE RESISTANCE

Check for Samples: TS5V330C


FEATURES

- Low Differential Gain and Phase (Typical D_G = 0.24%, Typical D_P = 0.039°)
- Wide Bandwidth (Typical BW > 288 MHz)
- Low Cross-Talk (Typical X_{TALK} = -87 dB)
- Low Power Consumption (Maximum I_{CC} = 3 μA)
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (Typical $r_{ON} = 3 \Omega$)
- V_{CC} Operating Range From 4.5 V to 5.5 V
- I_{off} Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite Video Switching

D, DB, DBQ, OR PW PACKAGE (TOP VIEW)



RGY PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The TS5V330C is a 4-bit 1-of-2 multiplexer/demultiplexer video switch with a single switch-enable (EN) input. The select (IN) input controls the data path of the multiplexer/demultiplexer. When EN is low, the switch is enabled and the D port is connected to the S port. When EN is high, the switch is disabled and a high impedance state exists between the D and S ports.

Low differential gain and phase makes this switch ideal for video applications. The device has a wide bandwidth and low cross talk which makes it suitable for high frequency video applications. The device can be used for RGB and composite video switching applications.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{EN} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACK	AGE ^{(1) (2)}	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	TS5V330CRGYR	TE330C
	SOIC - D	Tube	TS5V330CD	TS5V330C
	201C – D	Tape and reel	TS5V330CDR	13573300
-40°C to 85°C	SSOP - DB	Tape and reel	TS5V330CDBR	TE330C
	SSOP (QSOP) – DBQ	Tape and reel	TS5V330CDBQR	TE330C
	TSSOP – PW	Tube	TS5V330CPW	TE220C
	1550P – PW	Tape and reel	TS5V330CPWR	TE330C

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Table 1. FUNCTION TABLE

INP	UTS	INPUT/OUTPUT	FUNCTION
EN	IN	Α	FUNCTION
L	L	S1	D port = S1 port
L	Н	S2	D port = S2 port
Н	X	Z	Disconnect

Table 2. PIN DESCRIPTIONS

PIN NAME	DESCRIPTION
S1, S2	Analog video I/Os
D	Analog video I/Os
IN	Select input
EN	Switch-enable input

Submit Documentation Feedback




PARAMETER DEFINITIONS

PARAMETER	DESCRIPTION
r _{ON}	Resistance between the D and S ports with the switch in the ON-state
I _{OZ}	Output leakage current measured at the D and S ports with the switch in the OFF-state
Ios	Short circuit current measured at the I/O pins.
V _{IN}	Voltage at the IN pin
V _{EN}	Voltage at the EN pin
C _{IN}	Capacitance at the control inputs (EN, IN)
C _{OFF}	Capacitance at the analog I/O port when the switch is OFF
C _{ON}	Capacitance at the analog I/O port when the switch is ON
V _{IH}	Minimum input voltage for logic high for the control inputs (EN, IN)
V _{IL}	Minimum input voltage for logic low for the control inputs (EN, IN)
V _H	Hysteresis voltage at the control inputs (EN, IN)
V _{IK}	I/O and control inputs diode clamp voltage (EN, IN)
VI	Voltage applied to the D or S pins when D or S is the switch input.
Vo	Voltage applied to the D or S pins when D or S is the switch output.
I _{IH}	Input high leakage current of the control inputs (EN, IN)
I _{IL}	Input low leakage current of the control inputs (EN, IN)
I _I	Current into the D or S pins when D or S is the switch input.
Io	Current into the D or S pins when D or S is the switch output.
I _{off}	Output leakage current measured at the D and S ports with $V_{CC} = 0$
t _{ON}	Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned ON.
t _{OFF}	Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned OFF.
BW	Frequency response of the switch in the ON-state measured at -3 dB
X _{TALK}	Unwanted signal coupled from channel to channel. Measured in $-dB$. $X_{TALK} = 20 \text{ LOG V}_{OUT}/V_{IN}$. This is a non-adjacent crosstalk.
O _{IRR}	Off-isolation is the resistance (measured in -dB) between the input and output with the switch OFF.
D_G	Magnitude variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V.
D _P	Phase variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V.
I _{cc}	Static power supply current
I _{CCD}	Variation of I _{CC} for a change in frequency in the control inputs (EN, IN)
ΔI _{CC}	This is the increase in supply current for each control input that is at the specified voltage level, rather than V_{CC} or GND.

Copyright © 2009, Texas Instruments Incorporated



LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage range				7	V
V _{IN}	Control input voltage range (2) (3)			-0.5	7	V
V _{I/O}	Output voltage range ^{(2) (3) (4)}			-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0			-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0			-50	mA
$I_{I/O}$	ON-state switch current ⁽⁵⁾				±128	mA
	Continuous current through V _{CC} or GND				±100	mA
T _{stg}	Storage temperature range			-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for I_{I/O}.

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



PACKAGE THERMAL IMPEDANCE

over operating free-air temperature range (unless otherwise noted)

				UNIT
		D package ⁽¹⁾	73	
		DB package ⁽¹⁾	82	
θ_{JA}	Package thermal impedance	DBQ package ⁽¹⁾	90	°C/W
		PW package ⁽¹⁾	108	
		RGY package ⁽²⁾	39	

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4	5.5	V
V _{IH}	High-level control input voltage (EN, IN)	2	5.5	V
V _{IL}	Low-level control input voltage (EN, IN)	0	0.8	V
V _{ANALOG}	Analog input/output voltage	0	Vcc	V
T _A	Operating free-air temperature	-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Product Folder Link(s): TS5V330C

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-5.



ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIO	NS	MIN TYP ⁽²⁾	MAX	UNIT
V _{IK}	EN, IN	$V_{CC} = 4.5 \text{ V},$	$I_{IN} = -18 \text{ mA}$			-1.8	V
V _H	EN, IN					400	mV
I _{IH}	EN, IN	V _{CC} = 5.5 V,	V _{IN} and V _{EN} = V _{CC}			±1	μA
I _{IL}	EN, IN	V _{CC} = 5.5 V,	V _{IN} and V _{EN} = GND			±1	μA
I _{OZ} (3)		V _{CC} = 5.5 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF		±10	μΑ
Ios		V _{CC} = 5.5 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch ON		±110	mA
I _{off}		V _{CC} = 0,	$V_O = 0$ to 5.5 V,	V _I = 0		±1	μΑ
I _{CC}		V _{CC} = 5.5 V,	$I_{I/O} = 0,$	Switch ON or OFF		3	μA
ΔI_{CC}	EN, IN	$V_{CC} = 5.5 V,$	One input at 3.4 V,	Other inputs at V _{CC} or GND		2.5	mA
I _{CCD}		$V_{CC} = 5.5 \text{ V},$ $V_{EN} = \text{GND},$	D and S ports are open,	V _{IN} switching 50% duty cycle		0.25	mA/ MHz
C _{in}	EN, IN	V_{IN} or $V_{EN} = 0$	f = 1 MHz		3.5		pF
_	D port	V 2.V/ or 0	Switch OFF,	V V or CND	8.5		~F
C _{OFF}	S port	$V_{I/O} = 3 \text{ V or } 0,$	Switch ON,	$V_{IN} = V_{CC}$ or GND	5.5		pF
C _{ON}	<u>.</u>	$V_I = 0$,	f = 1 MHz, outputs open,	Switch ON	16.5		pF
r _{ON} (4)	V 45 V V _I =		V _I = 1 V,	$I_{O} = 13 \text{ mA}, R_{L} = 75 \Omega$	3	7	Ω
'ON ` ′		$V_{CC} = 4.5 \text{ V}$	V _I = 2 V,	$I_{O} = 26 \text{ mA}, R_{L} = 75 \Omega$	3	10	12

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V ±10%, R_L = 75 Ω , C_L = 20 pF (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP MAX	UNIT
t _{ON}	S	D	1.5	6.0	ns
t _{OFF}	S	D	1.5	5.9	ns

DYNAMIC CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D_G	$R_L = 150 \Omega$, $f = 3.58 MHz$, see Figure 6		0.24		%
D _P	$R_L = 150 \Omega$, $f = 3.58 MHz$, see Figure 6		0.039		0
BW	$R_L = 150 \Omega$, see Figure 7		250		MHz
X _{TALK}	R_{IN} = 10 Ω , R_L = 150 Ω , f = 10 MHz, see Figure 7		-87		dB
O _{IRR}	R_L = 150 Ω , f = 10 MHz, see Figure 7		-54		dB


(1) All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.


Submit Documentation Feedback

⁽¹⁾ V_I , V_O , I_I , and I_O refer to the I/O pins. (2) All typical values are at $V_{CC}=5$ V (unless otherwise noted), $T_A=25$ °C. (3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (S or D) terminals.







-10 140 -20 120 -30 100 Off Isolation (dB) -40 Phase (°) 80 -50 60 -60 40 -70 Off Isolation at 10 MHz, -54.66 dB 20 -80 Phase at 10 MHz, 94.7 -90 1000

Frequency (MHz)

Figure 3. OFF-Isolation vs Frequency

Frequency (MHz)

Figure 4. Crosstalk vs Frequency

10


Submit Documentation Feedback

1000


-90



PARAMETER MEASUREMENT INFORMATION



TEST	VCC	R _L	CL	V _{S1}	V _{S2}
tON	5 V ± 0.5 V	75 Ω	20 pF	GND	3 V
	5 V ± 0.5 V	75 Ω	20 pF	3 V	GND
^t OFF	5 V ± 0.5 V	75 Ω	20 pF	GND	3 V
	5 V ± 0.5 V	75 Ω	20 pF	3 V	GND




- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
- C. The outputs are measured one at a time with one transition per measurement.

Figure 5. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



For additional information, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

Figure 6. Test Circuit for Differential Gain/Phase Measurement

The differential gain and phase is measured at the output of the ON channel. For example, when $V_{IN} = 0$, $V_{EN} = 0$, and D_A is the input, the output is measured at S_{1A} .

HP8753ES Setup

Average = 20

RBW = 300 Hz

Smoothing = 2%

 $V_{BIAS} = 0$ to 1 V

ST = 1.381 s.

P1 = -7 dBM

CW frequency = 3.58 MHz

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 7. Test Circuit for Frequency Response, Crosstalk, and OFF-Isolation

The frequency response is measured at the output of the ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S_{1A} . All unused analog I/O ports are held at V_{CC} or GND.

The crosstalk is measured at the output of the non-adjacent ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S_{1B} . All unused analog I/O ports are held at V_{CC} or GND.

The off-isolation is measured at the output of the OFF channel. For example, when $V_{IN} = 0$, $V_{EN} = V_{CC}$, and D_A is the input, the output is measured at S_{1A} . All unused analog I/O ports are held at V_{CC} or GND.

HP8753ES Setup

Average = 4

RBW = 3 kHz

Smoothing = 0%

 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS5V330CDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TE330C	Samples
TS5V330CDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS5V330C	Samples
TS5V330CPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TE330C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5V330CDBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS5V330CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS5V330CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 8-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5V330CDBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
TS5V330CDR	SOIC	D	16	2500	340.5	336.1	32.0
TS5V330CPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated