











TXB0106-Q1

SCES791A - AUGUST 2009-REVISED APRIL 2018

TXB0106-Q1 6-Bit Bidirectional Voltage-Level Translator With Auto-Direction Sensing and ±10-kV ESD Protection

Features

- **Qualified for Automotive Applications**
- 1.2 V to 3.6 V on A Port and 1.65 to 5.5 V on B Port ($V_{CCA} \le V_{CCB}$)
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance
- OE Input Circuit Referenced to V_{CCA}
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds AEC-Q100
 - A Port
 - 2000-V Human-Body Model
 - 1500-V Charged-Device Model
 - B Port
 - ±10-kV Human-Body Model
 - 1500-V Charged-Device Model

2 Applications

- Heating and Cooling
- **Telematics**
- Radar

3 Description

This 6-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB}.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0106-Q1 device is designed so that the OE input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TXB0106-Q1	TSSOP (16)	5.00 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Operating Circuit






Table of Contents

Features 1		6.17 Typical Characteristics	10
Applications 1	7	Parameter Measurement Information	11
Description 1	8	Detailed Description	12
Revision History2		8.1 Overview	12
		8.2 Functional Block Diagram	13
		8.3 Feature Description	14
•		8.4 Device Functional Modes	16
S Contract of the contract of	9	Application and Implementation	
		9.1 Application Information	
6.4 Thermal Information			
6.5 Electrical Characteristics 5	10	Power Supply Recommendations	18
6.6 Timing Requirements – V _{CCA} = 1.2 V, T _A = 25°C 6	11	Layout	19
6.7 Timing Requirements – $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V} \dots 6$		11.1 Layout Guidelines	19
6.8 Timing Requirements – $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 6$		11.2 Layout Example	19
6.9 Timing Requirements – $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$	12	Device and Documentation Support	20
6.10 Timing Requirements – $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		12.1 Receiving Notification of Documentation Upda	ates 20
6.11 Switching Characteristics –V _{CCA} = 1.2 V, T _A =		12.2 Community Resources	
3		12.4 Electrostatic Discharge Caution	20
		12.5 Glossary	20
	13	Mechanical, Packaging, and Orderable	
		Information	21
6.16 Operating Characteristics9			
	Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings 4 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 5 6.5 Electrical Characteristics 5 6.6 Timing Requirements – V_{CCA} = 1.2 V, T_A = 25°C 6 6.7 Timing Requirements – V_{CCA} = 1.5 V ± 0.1 V 6 6.8 Timing Requirements – V_{CCA} = 1.8 V ± 0.15 V 6 6.9 Timing Requirements – V_{CCA} = 2.5 V ± 0.2 V 6 6.10 Timing Requirements – V_{CCA} = 3.3 V ± 0.3 V 6	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Applications 1 7 Parameter Measurement Information Description 1 8 Detailed Description Revision History 2 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.4 Device Functional Modes 8.5 Pactifications 8.6 ESD Ratings 8.7 Every Ev

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2009) to Revision A

Page


•	Added Applications section, ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed the entry in the TYPE column from "—" to "I" for V _{CCA} and V _{CCB}	3
•	Added row for junction temperature to Absolute Maximum Ratings	4
•	Added parameter descriptons to Electrical Characteristics table	5
•	Added "-Q1" to the device name throughout the document	12
•	Changed I to I _{CC} in <i>Output Load Considerations</i>	15
•	Changed TXS01xx series to TXS family in Pullup or Pulldown Resistors on I/O Lines	16
•	Changed TXS010X to TXS in Application Information	17
•	Clarified wording of sentences and added references to two application reports	18

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION
A1	1	I/O	Input/output 1. Referenced to V _{CCA} .
A2	3	I/O	Input/output 2. Referenced to V _{CCA} .
А3	4	I/O	Input/output 3. Referenced to V _{CCA} .
A4	5	I/O	Input/output 4. Referenced to V _{CCA} .
A5	6	I/O	Input/output 5. Referenced to V _{CCA} .
A6	7	I/O	Input/output 6. Referenced to V _{CCA} .
B1	16	I/O	Input/output 1. Referenced to V _{CCB} .
B2	14	I/O	Input/output 2. Referenced to V _{CCB} .
В3	13	I/O	Input/output 3. Referenced to V _{CCB} .
B4	12	I/O	Input/output 4. Referenced to V _{CCB} .
B5	11	I/O	Input/output 5. Referenced to V _{CCB} .
В6	10	I/O	Input/output 6. Referenced to V _{CCB} .
GND	9	_	Ground
OE	8	I	Output enable. Pull OE low to place all outputs in the high-impedance state. Referenced to V_{CCA} .
V _{CCA}	2	I	A-port supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V, V _{CCA} \leq V _{CCB} .
V _{CCB}	15	I	B-port supply voltage. 1.65 V \leq V _{CCB} \leq 5.5 V.

Copyright © 2009–2018, Texas Instruments Incorporated



Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CCA}	Supply voltage range		-0.5	4.6	V	
V_{CCB}	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range (2)		-0.5	6.5	V	
	Voltage range applied to any output in the high-impedance or power-	Voltage range applied to any output in the high-impedance or power-off state (2)				
Vo	Voltage range applied to any output in the high or low state (2) (3)	A inputs	-0.5	V _{CCA} + 0.5	\ \	
		B inputs	-0.5	$V_{CCB} + 0.5$	V	
I _{IK}	Input clamp current	V _I < 0		- 50	mA	
I _{OK}	Output clamp current	V _O < 0		– 50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through V _{CCA} , V _{CCB} , or GND		±100	mA		
TJ	lunction temperature			150	°C	
T _{stg}	Storage temperature range		-65	150	°C	

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended* Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD)		Human-body model (HBM), per AEC Q100	±2000		
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions (1) (2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Cumply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.65	5.5	V
\/	High-level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	V _{CCI} × 0.65 ⁽³⁾	V_{CCI}	V
V _{IH}		OE	1.2 V to 3.6 V	1.03 V 10 3.3 V	$V_{CCA} \times 0.65$	5.5	\ \ \ \ \ \
V _{IL}	Law lawal inner walta an	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	V
VIL	Low-level input voltage	OE	1.2 V to 3.6 V	1.05 V 10 5.5 V	0	V _{CCA} × 0.35	V
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
Δt/Δν	Input transition rise or fall rate	P port inpute	1.2 V to 3.6 V	1.65 V to 3.6 V		40	ns/V
		B-port inputs	1.2 V 10 3.6 V	4.5 V to 5.5 V		30	
T _A	Operating ambient temperature			_	-40	85	°C

⁽¹⁾ The A and B sides of an unused data I/O pair must be held in the same state, that is, both at V_{CCI} or both at GND.

⁽³⁾ The values of V_{CCA} and V_{CCB} are provided in the Recommended Operating Conditions table.

 V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.

V_{CCI} is the supply voltage associated with the input port.



6.4 Thermal Information

		TXB0106-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	52	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics (1) (2)

over recommended operating ambient temperature range (unless otherwise noted)

	PARAME	TED	TEST	V	V	TA	= 25°	С	-40°C to	85°C	UNIT
	PARAME	IEK	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		Output high		1.2 V			1.1				
V _{OHA}		voltage, A port	$I_{OH} = -20 \mu A$	1.4 V to 3.6 V					V _{CCA} – 0.4		V
V		Output low	I - 20 ·· A	1.2 V			0.9				V
V_{OLA}		voltage, A port	$I_{OL} = 20 \mu A$	1.4 V to 3.6 V						0.4	V
V_{OHB}		Output high voltage, B port	I _{OH} = -20 μA		1.65 V to 5.5 V				V _{CCB} – 0.4		V
V_{OLB}		Output low voltage, B port	I _{OL} = 20 μA		1.65 V to 5.5 V					0.4	V
I _{lkg(I)}	OE	Input leakage current		1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μА
I _{lkg(off}	A port	Off-state		0 V	0 V to 5.5 V			±1		±2	
)	B port	leakage current		0 V to 3.6 V	0 V			±1		±2	μΑ
l _{OZ}	A or B port	High- impedance output current	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μА
				1.2 V	4.05.1/4. 5.5.1/		0.06				
		V _{CCA} supply	$V_I = V_{CCI}$ or	1.4 V to 3.6 V	1.65 V to 5.5 V					9	
I _{CCA}		current	GND, I _O = 0	3.6 V	0 V					2	μΑ
				0 V	5.5 V					2	
				1.2 V	4.05.7/+- 5.5.7/		3.4				
		V _{CCB} supply	$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					9	^
I _{CCB}		current	$I_0 = 0$	3.6 V	0 V					-2	μΑ
				0 V	5.5 V					2	
		Combined	$V_I = V_{CCI}$ or	1.2 V	4.05.44. 5.5.4		3.5				
I _{CCA} +	ICCB	supply current	GND, $I_O = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V					18	μΑ
		High-	$V_I = V_{CCI}$ or	1.2 V			0.05				
I _{CCZA}		impedance V _{CCA} supply current	GND, I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μА
		High-	$V_I = V_{CCI}$ or	1.2 V			3.3				
I _{CCZB}		impedance V _{CCB} supply current	GND, I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μΑ
Cı	OE	Input capacitance		1.2 V to 3.6 V	1.65 V to 5.5 V		5			5.5	pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCI} \ \hbox{is the supply voltage associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the supply voltage associated with the output port.} \end{array}$



Electrical Characteristics(1) (2) (continued)

over recommended operating ambient temperature range (unless otherwise noted)

	DADAMET	ED	TEST	V	V	T	λ = 25°	С	-40°C to	85°C	LINUT
PARAMETER		CONDITIONS V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT		
C	A port			1 2 V to 2 6 V	1.65 V to 5.5 V		5			6.5	pF
C _{io}	B port		1.2 V to 3.6 V		1.00 V (0 5.5 V		8			10	þΓ

6.6 Timing Requirements – $V_{CCA} = 1.2 \text{ V}$, $T_A = 25^{\circ}\text{C}$

			V _{CCB} = 1.8 V	$V_{CCB} = 2.5 V$	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
		TYP	TYP	TYP	TYP	UNIT	
	Data rate	20	20	20	20	Mbps	
t _w	Pulse duration	Data inputs	50	50	50	50	ns

6.7 Timing Requirements – $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			50		50		50		50	Mbps
t _w	Pulse duration	Data inputs	20		20		20		20		ns

6.8 Timing Requirements – V_{CCA} = 1.8 V ± 0.15 V

over recommended operating ambient temperature range (unless otherwise noted)

		. 3	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			52		60		60		60	Mbps
t _w	Pulse duration	Data inputs	19		17		17		17		ns

6.9 Timing Requirements – $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

			V _{CCB} = 2 ± 0.2		V _{CCB} = 3 ± 0.3		V _{CCB} = 9 ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			70		100		100	Mbps
t _w	Pulse duration	Data inputs	14		10		10		ns

6.10 Timing Requirements – V_{CCA} = 3.3 V ± 0.3 V

over recommended operating ambient temperature range (unless otherwise noted)

			V _{CCB} = 3 ± 0.3 \	.3 V V	V _{CCB} = 5 ± 0.5 V	V	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		ns

Product Folder Links: TXB0106-Q1



6.11 Switching Characteristics $-V_{CCA} = 1.2 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	FROM	то	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	UNII
	Α	В	9.5	7.9	7.6	8.5	
t _{pd}	В	A 9.2 8.8		8.4	8	ns	
	OE	Α	1	1	1	1	
t _{en}	OE .	В	1	1	1	1	μS
. (1)	OE	Α	20	17	17	18	20
t _{dis} ⁽¹⁾	OE .	В	20	16	15	15	ns
t_{rA} , t_{fA}	A-port rise a	nd fall times	4.1	4.4	4.1	3.9	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times	5	5	5.1	5.1	ns
t _{SK(O)}	Channel-to-c	hannel skew	2.4	1.7	1.9	7	ns
Max. data rate		_	20	20	20	20	Mbps

⁽¹⁾ Test procedure uses a 25-MHz sine wave on the input.

6.12 Switching Characteristics – V_{CCA} = 1.5 V \pm 0.1 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	, A		1.4	13.5	1.2	10.5	1.1	10.5	0.8	10.1	20
t _{pd}	В	Α	0.9	15.2	0.7	13.8	0.4	13.8	0.3	13.7	ns
t _{on} OE		Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μS
t _{dis} (1)	(1)	Α	6.6	33	6.4	25.3	6.1	23.1	5.9	24.6	
ldis ` ′	OE	В	6.6	35.6	5.8	25.6	5.5	22.1	5.6	20.6	ns
t_{rA}, t_{fA}	A-port rise a	and fall times	8.0	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
t _{SK(O)}	Channel-to-c	channel skew		2.6		1.9		1.6		1.3	ns
Max data rate		50		50		50		50		Mbps	

⁽¹⁾ Test procedure uses a 25-MHz sine wave on the input.



6.13 Switching Characteristics – V_{CCA} = 1.8 V ± 0.15 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
, A		В	1.6	12	1.4	7.7	1.3	6.8	1.2	6.5	20
t _{pd}	В	Α	1.5	13.5	1.2	10	0.8	8.2	0.5	8	ns
	. 05			1		1		1		1	
t _{en}	OE	В		1		1		1		1	μS
. (1)	OE	Α	5.9	26.7	5.6	21.6	5.4	18.9	4.8	18.7	
t _{dis} ⁽¹⁾	OE	В	6.1	33.9	5.2	23.7	5	19.9	5	17.6	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.7	5.1	0.7	5	1	5	0.7	5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns
t _{SK(O)}	t _{SK(O)} Channel-to-char			0.8		0.7		0.6		0.6	ns
Max data rate	ate		52		60		60		60		Mbps

⁽¹⁾ Test procedure uses a 25-MHz sine wave on the input.

6.14 Switching Characteristics – $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.1	6.7	1	5.7	0.9	5	
t _{pd}	В	Α	1	8.5	0.6	7	0.3	7	ns
	OE	Α		1		1		1	
t _{en}	OE	В		1		1		1	μS
. (1)	0.5	Α	5	16.9	4.9	15	4.5	13.8	
t _{dis} ⁽¹⁾	OE	В	4.8	21.8	4.5	17.9	4.4	15.2	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.8	3.6	0.6	3.6	0.5	3.5	ns
t_{rB},t_{fB}	B-port rise a	and fall times	0.6	4.9	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	t _{SK(O)} Channel-to-channel			0.4		0.3		0.3	ns
Max data rate	ax data rate		70		100		100		Mbps

⁽¹⁾ Test procedure uses a 25-MHz sine wave on the input.

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



6.15 Switching Characteristics – V_{CCA} = 3.3 V ± 0.3 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 3.3 ± 0.3 V	V	V _{CCB} = 5 V ± 0.5 V	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
4	Α	В	0.9	5.5	0.8	4.5	20
t _{pd}	В	Α	0.5	6.5	0.2	6	ns
	05	Α		1		1	_
t _{en}	OE	В		1		1	μS
. (1)	٥٢	Α	4.5	13.9	4.1	12.4	
t _{dis} (1)	OE	В	4.1	17.3	4	14.4	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.5	3	0.5	3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	Channel-to-c	channel skew		0.4		0.3	ns
Max data rate			100		100		Mbps

⁽¹⁾ Test procedure uses a 25-MHz sine wave on the input.

6.16 Operating Characteristics


 $T_{\Delta} = 25^{\circ}C$

						V _{CCA}				
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V	
			V _{CCB}							
PARAMETER		TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	.8 V 2.5 V 5 V		3.3 V to 5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
_	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	9	8	7	7	7	7	8	pF
C_{pdA}	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	12	11	11	11	11	11	11	рг
_	A-port input, B-port output	OE = V _{CCA}	35	26	27	27	27	27	28	pF
C_{pdB}	B-port input, A-port output	(outputs enabled)	26	19	18	18	18	20	21	þΓ
_	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF
C_{pdA}	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	þΓ
_	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	nE
C_{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF

Product Folder Links: TXB0106-Q1




6.17 Typical Characteristics







Parameter Measurement Information




LOAD CIRCUIT FOR MAX. DATA RATE, **PULSE DURATION, PROPAGATION DELAY, AND OUTPUT RISE AND FALL TIME MEASUREMENT**









- A. C₁ includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , dv/dt \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

- E. V_{CCI} is the V_{CC} associated with the input port.
 F. V_{CCO} is the V_{CC} associated with the output port.
 G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuits and Voltage Waveforms

Copyright © 2009-2018, Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The TXB0106-Q1 device is a 6-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS family of products.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TXB0106-Q1 architecture (see Figure 5) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0106-Q1 device can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing in the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at V_{CCO} = 1.2 V to 1.8 V, 50 Ω at V_{CCO} = 1.8 V to 3.3 V, and 40 Ω at V_{CCO} = 3.3 V to 5 V.





Figure 5. Architecture of the TXB0106-Q1 I/O Cell

8.3.2 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0106-Q1 device are shown in Figure 6. For proper operation, the device driving the data I/Os of the TXB0106-Q1 device must have drive strength of at least ± 2 mA.



Feature Description (continued)



- A. V_T is the input threshold voltage of the TXB0106-Q1 device (typically V_{CCI} / 2).
- B. V_D is the supply voltage of the external driver.

Figure 6. Typical I_{IN} vs V_{IN} Curve

8.3.3 Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0 \text{ V}$).

8.3.4 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot (O.S.) triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the O.S. duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the O.S. duration. With very heavy capacitive loads, the O.S. can time out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic $I_{\rm CC}$, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0106-Q1 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.5 Enable and Disable

The TXB0106-Q1 device has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the O.S. circuitry to become operational after OE is taken high.



Feature Description (continued)

8.3.6 Pullup or Pulldown Resistors on I/O Lines

The TXB0106-Q1 device is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0106-Q1 device have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0106-Q1 device.

For the same reason, the TXB0106-Q1 device should not be used in applications such as I²C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from TI's TXS family of level translators.

8.4 Device Functional Modes

The TXB0106-Q1 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high-impedance state. Setting the OE input to high will enable the device.

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXB0106-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS products. Any external pulldown or pullup resistors are recommended to be larger than 50 k Ω .

9.2 Typical Application




Figure 7. Typical Operating Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure that V_{CCA} ≤ V_{CCB}.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXB0106-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

Copyright © 2009-2018, Texas Instruments Incorporated



- Output voltage range
 - Use the supply voltage of the device that the TXB0106-Q1 device is driving to determine the output voltage range.
 - Avoid the use of external pullup or pulldown resistors, if possible. If not possible, it is recommended the value should be larger than 50 k Ω .
- An external pulldown or pullup resistor decreases the output V_{OH} and V_{OL} . Use the following equations to estimate the V_{OH} and V_{OL} as a result of an external pulldown and pullup resistor. See *Effects of External Pullup and Pulldown Resistors on TXS and TXB Devices* and *Factors Affecting VOL for TXS and LSF Autobidirectional Translation Devices*.

$$\begin{aligned} &V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega) \\ &V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega) \\ &Where \end{aligned}$$

- V_{CCx} is the output port supply voltage on either V_{CCA} or V_{CCB}
- RPD is the value of the external pulldown resistor
- R_{PU} is the value of the external pullup resistor
- 4.5 k Ω accounts for the tolerance of the serial 4-k Ω resistor in the I/O line.

9.2.3 Application Curve




Figure 8. Level Translation of a 2.5-MHz Signal

10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either V_{CC} is switched off (V_{CCA} or $V_{CCB} = 0$ V). The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} , and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



11 Layout


11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended.

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V_{CCA} and V_{CCB} pins and the GND pin
- · Short trace-lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the O.S. duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source
 driver.

11.2 Layout Example





Keep OE Low Until V_{CCA} and V_{CCB} Are Powered Up



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

20

Product Folder Links: TXB0106-Q1



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Copyright © 2009–2018, Texas Instruments Incorporated







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXB0106IPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE06Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0106-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

● Catalog: TXB0106

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0106IPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TXB0106IPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated