







CD4051B-Q1, CD4053B-Q1 SCHS354C - AUGUST 1998 - REVISED MARCH 2023

# CD405xB-Q1 Automotive CMOS Single 8-Channel Analog Multiplexer or **Demultiplexer with Logic-Level Conversion**

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –45°C to +125°C, T<sub>A</sub>
- Wide range of digital and analog signal levels:
  - Digital: 3 V to 20 V
  - Analog: ≤ 20 V<sub>P-P</sub>
- Low ON resistance, 125  $\Omega$  (typical) over 15  $V_{P-P}$ signal input range for  $V_{DD} - V_{EE} = 18 \text{ V}$
- High OFF resistance, channel leakage of  $\pm 100$  pA (typical) at  $V_{DD} - V_{EE} = 18$  V
- Logic-level conversion for digital addressing signals of 3 V to 20 V ( $V_{DD} - V_{SS} = 3 V$  to 20 V) to switch analog signals to 20  $V_{P-P}$  ( $V_{DD} - V_{EE}$ = 20 V) matched switch characteristics,  $r_{ON}$  = 5  $\Omega$ (typical) for V<sub>DD</sub> – V<sub>EE</sub> = 15 V very low quiescent power dissipation under all digital-control input and supply conditions, 0.2 µW (typical) at  $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10 \text{ V}$
- Binary address decoding on chip
- 5 V, 10 V, and 15 V parametric ratings
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range, 100 nA at 18 V and
- Break-before-make switching eliminates channel overlap

## 2 Applications

- Analog and digital multiplexing and demultiplexing
- Analog to digital and digital to analog conversion
- Signal gating
- Factory automation
- **Televisions**
- **Appliances**
- Consumer audio
- Programmable logic circuits
- Sensors


### 3 Description


CD405xB-Q1 analog multiplexers demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{DD} - V_{SS}$  and  $V_{DD}$ - V<sub>EE</sub> supply-voltage ranges, independent of the logic state of the control signals.

#### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
CD405xB-Q1	D (SOIC, 16)	9.90 mm × 3.91 mm		
	PW (TSSOP, 16)	5.00 mm × 4.40 mm		

For all available packages, see the orderable addendum at the end of the data sheet.





Functional Diagrams of CD405xB-Q1



### **Table of Contents**

1 Features1	8.2 Functional Block Diagrams2	22
2 Applications 1	8.3 Feature Description2	
3 Description1	8.4 Device Functional Modes	24
4 Revision History2	9 Application and Implementation2	25
5 Pin Configuration and Functions3	9.1 Application Information	25
6 Specifications5	9.2 Typical Application2	
6.1 Absolute Maximum Ratings5	9.3 Power Supply Recommendations	
6.2 ESD Ratings5	9.4 Layout	26
6.3 Recommended Operating Conditions5	10 Device and Documentation Support2	28
6.4 Thermal Information6	10.1 Documentation Support2	28
6.5 Electrical Characteristics - CD4051B-Q17	10.2 Receiving Notification of Documentation Updates2	28
6.6 AC Performance Characteristics - CD4051B-Q1 11	10.3 Support Resources2	28
6.7 Electrical Characteristics - CD4053B-Q112	10.4 Trademarks2	28
6.8 AC Performance Characteristics - CD4053B-Q116	10.5 Electrostatic Discharge Caution	28
6.9 Typical Characteristics17	10.6 Glossary2	28
7 Parameter Measurement Information18	11 Mechanical, Packaging, and Orderable	
8 Detailed Description21	Information2	28
8.1 Overview21		

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## 



## **5 Pin Configuration and Functions**




Figure 5-1. CD4051B-Q1 D or PW Package, (Top View)

Table 5-1. Pin Functions CD4051B-Q1

	PIN	<b>TVD=</b> (1)	D-CODIN-COL
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	CH 4 IN/OUT	I/O	Channel 4 in/out
2	CH 6 IN/OUT	I/O	Channel 6 in/out
3	COM OUT/IN	I/O	Common out/in
4	CH 7 IN/OUT	I/O	Channel 7 in/out
5	CH 5 IN/OUT	I/O	Channel 5 in/out
6	INH	I	Disables all channels. See Table 8-1.
7	V <sub>EE</sub>	_	Negative power input
8	V <sub>SS</sub>	_	Ground
9	С	I	Channel select C. See Table 8-1.
10	В	I	Channel select B. See Table 8-1.
11	A	I	Channel select A. See Table 8-1.
12	CH 3 IN/OUT	I/O	Channel 3 in/out
13	CH 0 IN/OUT	I/O	Channel 0 in/out
14	CH 1 IN/OUT	I/O	Channel 1 in/out
15	CH 2 IN/OUT	I/O	Channel 2 in/out
16	$V_{DD}$	_	Positive power input

(1) I = input, O = output






Figure 5-2. CD4053B-Q1 D or PW Package, (Top View)

Table 5-2. Pin Functions CD4053B-Q1

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	BY IN/OUT	I/O	B channel Y in/out
2	BX IN/OUT	I/O	B channel X in/out
3	CY IN/OUT	I/O	C channel Y in/out
4	CX OR CY OUT/IN	I/O	C common out/in
5	CX IN/OUT	I/O	C channel X in/out
6	INH	I	Disables all channels. See Table 8-1.
7	V <sub>EE</sub>	_	Negative power input
8	V <sub>SS</sub>	_	Ground
9	С	1	Channel select C. See Table 8-1.
10	В	I	Channel select B. See Table 8-1.
11	A	I	Channel select A. See Table 8-1.
12	AX IN/OUT	I/O	A channel X in/out
13	AY IN/OUT	I/O	A channel Y in/out
14	AX OR AY OUT/IN	I/O	A common out/in
15	BX OR BY OUT/IN	I/O	B common out/in
16	$V_{DD}$	_	Positive power input

(1) I = input, O = output

### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
	Supply Voltage	V+ to V-, Voltages Referenced to V <sub>SS</sub> Terminal	-0.5	20	V
	DC Input Voltage		-0.5	V <sub>DD</sub> +0.5	V
	DC Input Current	Any One Input	-10	10	mA
T <sub>JMAX1</sub>	Maximum junction tempera	ature, ceramic package		175	°C
T <sub>JMAX2</sub>	Maximum junction tempera	ature, plastic package		150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

### 6.2 ESD Ratings

	- 1 10.011.90			
			VALUE	UNIT
CD4051B	3-Q1		•	
W	Floatroatatia disabarga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
$V_{(ESD)}$		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	V
CD4053B	3-Q1			
V	Floatroatatia disabarga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2500	V
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Temperature Range	-55	125	°C

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **6.4 Thermal Information**

		CD40	CD405xB-Q1				
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT			
		16 PINS	16 PINS				
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	86.7	116.5	°C/W			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	47.3	47.2	°C/W			
R <sub>0JB</sub>	Junction-to-board thermal resistance	45.3	63.0	°C/W			
$\Psi_{JT}$	Junction-to-top characterization parameter	12.1	6.4	°C/W			
$\Psi_{JB}$	Junction-to-board characterization parameter	44.9	62.1	°C/W			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics - CD4051B-Q1

PARAMETER		T	EST CONDI	TIONS		MIN TYP	MAX	UNIT
	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
SIGNAL INPUTS ( $V_{IS}$ ) AND OUTPUTS ( $V_{O}$	s) - CD4051	B-Q1						
					–55°C		60	)
					–40°C		60	
		0 V	0 V	5 V	25°C	17	60	
					85°C		150	
					125°C		150	
					–55°C		60	
					–40°C		60	
		0 V	0 V	10 V	25°C	18	60	
					85°C		300	
uiescent Device Current, I <sub>DD</sub> (Max)					125°C		300	
, 55 ( )					–55°C		60	μΑ
					–40°C		60	
		0 V	0 V	15 V	25°C	18	60	
					85°C		600	
					125°C		600	
					–55°C		100	
					–40°C		100	
	0 V	0 V	20 V	25°C	18	100		
					85°C		3000	
					125°C		3000	
				5 V	–55°C		800	-
					–40°C		850	
		0 V	0 V		25°C	470	1050	
					85°C		1200	
					125°C		1300	
					–55°C		310	
					–40°C		300	
rain to Source ON Resistance r <sub>ON</sub> (Max)		0 V	0 V	10 V	25°C	180	400	Ω
$\leq V_{IS} \leq V_{DD}$					85°C		520	
					125°C		550	
					–55°C		200	
					-40°C		210	
		0 V	0	15 V	25°C	125	240	
					85°C		300	
					125°C		300	
		0 V	0 V	5 V		15		
Change in ON Resistance Between Any Two Channels),		0 V	0 V	10 V	25°C	10		Ω
AR <sub>ON</sub>		0 V	0 V	15 V	-	5		



## 6.5 Electrical Characteristics - CD4051B-Q1 (continued)

	PARAMETER		TI	EST CONDI	TIONS		MIN TYP MAX	UNIT
		V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP		
						–55°C	± 100	
						–40°C		
Channel OFF			0 V	0 V	18 V	25°C	± ± 0.3 100 <sup>(2)</sup>	nA
or ALL Channels OFF (COMMON OUT/IN) (Max)		N)				85°C	± 1000 (2)	
						125°C		
	Leakage Current: Any Char	nnel 5 or 0	–5 V	0 V	10.5 V	85°C	± 800	
ON (Max) or ALL Channels (Max)	s ON (COMMON OUT/IN)	5	0 V	0 V	18 V	85°C	± 800	nA
	Input, C <sub>IS</sub>						5	
Capacitance	Output, C <sub>OS</sub> CD4051-	-Q1	0 V	0 V 0 V	V 10 V	10 V 25°C	30	pF
	Feed-through, C <sub>IOS</sub>						0.2	
Prop Delay			R <sub>L</sub> = 200	kΩ	5 V		30 60	
		$V_{DD}$	C <sub>L</sub> = 50 p	F	10 V	25°C	15 30	ns
			$t_{\rm r}, t_{\rm f} = 20$	ns	15 V		10 20	



### 6.5 Electrical Characteristics - CD4051B-Q1 (continued)

	PARAMETER		Т	EST CONDI			MIN TYP	MAX	UNIT
		V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
CONTROL (A	ADDRESS OR INHIBIT), V <sub>C</sub> - C	D4051B-Q1							
						–55°C	0.8		
						–40°C	0.8		
					5 V	25°C		0.8	
						85°C	0.8		
						125°C	0.8		
						–55°C	0.8		
						-40°C	0.8		
nput Low Vol	tage, V <sub>IL</sub> , (Max)				10 V	25°C		0.8	V
						85°C	0.8		
						125°C	0.8		
						–55°C	0.8		
						–40°C	0.8		
					15 V	25°C		0.8	
						85°C	0.8		
						125°C	0.8		
						–55°C	3.5		
						-40°C	3.5		
				5 V	25°C	3.5			
						85°C	3.5		
				125°C	3.5				
						–55°C	7		V
						-40°C	7		
nput High Vo	ltage, V <sub>IH</sub> , (Min)				10 V	25°C	7		
	,					85°C	7		
						125°C	7		
						–55°C	11		
						-40°C	11		
					15 V	25°C	11		
						85°C	11		
						125°C	11		
			I.			–55°C		±1	
						-40°C		±1	
nput current,	I <sub>IN</sub> (Max)	V <sub>IN</sub> = 0, 18			18 V	25°C	±0.6	±1	μA
	·					85°C		±1	
						125°C		±1	
			0 V	0 V	5 V		450	720	
Propagation	Address-to-Signal OUT	Address-to-Signal OUT (Channels ON or OFF) (See Figure 7-8) $t_r$ , $t_f = 20$ ns, $t_r$ , $t_f = 10$ k		0 V	10 V		160	320	
Delay Time	or OFF) (See Figure 7-2 Figure 7-3, and Figure 7-8)		0 V	0 V	15 V		120		ns
			–5 V	0 V 5 V		225	450		



### 6.5 Electrical Characteristics - CD4051B-Q1 (continued)

Over operating free-air temperature range,  $V_{SUPPLY} = \pm 5 \text{ V}$ , and  $R_L = 100 \Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TI	EST CONDI	TIONS		MIN	ГҮР	MAX	UNIT
		V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP				
		+ + - 20	0 V	0 V	5 V			400	720	
Propagation	Inhibit-to-Signal OUT	t <sub>r</sub> , t <sub>f</sub> = 20 ns,	0 V	0 V	10 V			160	320	
Delay Time	(Channel Turning ON) (See Figure 7-3)	$C_L = 50 pF$ ,	0 V	0 V	15 V			120	240	ns
		$R_L = 1 k\Omega$	-10 V	0 V	5 V			200	400	
	ne ne	+ + - 20	0 V	0 V	5 V			200	450	
Propagation		t <sub>r</sub> , t <sub>f</sub> = 20 ns,	0 V	0 V	10 V			90	210	
Delay Time	(Channel Turning OFF) (See Figure 7-10)	$C_{L} = 50 \text{ pF},$	0 V	0 V	15 V			70	160	ns
	,	$R_L = 10 \text{ k}\Omega$	–10 V	0 V	5 V			130	300	
Input Capacita	Input Capacitance, C <sub>IN</sub> (Any Address or Inhibit Input)			0 V	5 V	25°C		5	7.5	pF

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Peak-to-Peak voltage symmetrical about  $(V_{DD}-V_{EE})$  / 2. Determined by minimum feasible leakage measurement for automatic testing.

### 6.6 AC Performance Characteristics - CD4051B-Q1

 $V_{DD}$  = +15 V,  $V_{SS}$  =  $V_{EE}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER			TEST	CONDITIONS		TYP	UNIT
	V <sub>IS</sub> (V)	V <sub>DD</sub> (V)	R <sub>L</sub> (kΩ)				
Cutoff (-3 dB)	5 <sup>(1)</sup>	10	1	V <sub>OS</sub> at Common OUT/IN	20		
Frequency Channel ON (Sine Wave Input)	V <sub>EE</sub> = V <sub>SS</sub> , 20Log(V <sub>OS</sub> /V	<sub>(S)</sub> = -3 dB		V <sub>OS</sub> at Any Channel	60	MHz	
	2 <sup>(1)</sup>	5	10			0.3%	
Total Harmonic	3 <sup>(1)</sup>	10	10			0.2%	%
Distortion, THD	5 <sup>(1)</sup>	15	10			0.12%	70
	V <sub>EE</sub> = V <sub>SS</sub> , f <sub>IS</sub>	= 1 kHz Sine	Wave				
–40 dB Feed-through	5 <sup>(1)</sup>	10	1	V <sub>OS</sub> at Common OUT/IN	CD4051-Q1	12	MHz
Frequency (All Channels OFF)	V <sub>EE</sub> = V <sub>SS</sub> , 20Log(V <sub>OS</sub> /V	<sub>IS</sub> ) = -40 dB		V <sub>OS</sub> at Any Channel	,	8	MHz
–40 dB Signal Crosstalk Frequency	5 <sup>(1)</sup>	10	1			3	MHz
Address-or-Inhibit-to-		10	10 <sup>(2)</sup>			65	$mV_PEAK$
Signal Crosstalk	$V_{\text{EE}}$ = 0, $V_{\text{SS}}$ = 0, $t_{\text{r}}$ , $t_{\text{f}}$ = 20 ns, mVPEAK $V_{\text{CC}}$ = $V_{\text{DD}}$ – $V_{\text{SS}}$ (Square Wave)					65	${\sf mV}_{\sf PEAK}$

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & \mbox{Peak-to-Peak voltage symmetrical about } (\mbox{V}_{\mbox{DD}} \mbox{-V}_{\mbox{EE}}) \mbox{/ 2}. \\ \hbox{(2)} & \mbox{Both ends of channel.} \end{array}$ 



## 6.7 Electrical Characteristics - CD4053B-Q1

PARAMETER		T	EST CONDI	TIONS		MIN TYP	MAX	UNIT
	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
SIGNAL INPUTS ( $V_{\rm IS}$ ) AND OUTPUTS ( $V_{\rm O}$	s) - CDIP, P	DIP, SOIC ar	nd SOP Pac	kages			•	
					–55°C		5	
					–40°C		5	
		0 V	0 V	5 V	25°C	0.04	5	
					85°C		150	
					125°C		150	
					–55°C		10	
					–40°C		10	
		0 V	0 V	10 V	25°C	0.04	10	
uiescent Device Current, I <sub>DD</sub> (Max)					85°C		300	
					125°C		300	
					–55°C		20	μΑ
					–40°C		20	
		0 V	0 V	15 V	25°C	0.04	20	
					85°C		600	
					125°C		600	
					–55°C		100	
					–40°C		100	
		0 V	0 V	20 V	25°C	18	100	
					85°C		3000	
					125°C		3000	
					–55°C		800	
				5 V	–40°C		850	
		0 V	0 V		25°C	470	1050	
					85°C		1200	
					125°C		1300	
					–55°C		310	
					–40°C		300	
Prain to Source ON Resistance r <sub>ON</sub> (Max)		0 V	0 V	10 V	25°C	180	400	Ω
$\leq V_{IS} \leq V_{DD}$					85°C		520	
					125°C		550	
					-55°C		200	
					-40°C		210	
		0 V	0	15 V	25°C	125	240	
					85°C		300	
					125°C		300	-
		0 V	0 V	5 V		15		
Change in ON Resistance Between Any Two Channels),		0 V	0 V	10 V	25°C	10		Ω
AR <sub>ON</sub>		0 V	0 V	15 V		5		

## 6.7 Electrical Characteristics - CD4053B-Q1 (continued)

	PARAMETER		7 301121	TE	ST CONDI	TIONS		MIN TYP	MAX	UNIT
			V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
							–55°C		± 100	
							–40°C			
Channel OFF	OFF Channel Leakage Current: Any Channel OFF (Max) or ALL Channels OFF (COMMON OUT/IN) (Max)			0 V	0 V	18 V	25°C	± 0.01	100 <sup>(2)</sup>	nA
or ALL Chanr (Max)							85°C		± 1000 (2)	
							125°C			
	_eakage Current:	Any Channel	5 or 0	–5 V	0 V	10.5 V	85°C		± 300	
ON (Max) or ALL Channels (Max)	s ON (COMMON	OUT/IN)	5	0 V	0 V	18 V	85°C		± 300	nA
	Input, C <sub>IS</sub>							5		
Capacitance	Output, C <sub>OS</sub>	CD4053-Q1		0 V	0 V	10 V	25°C	9		pF
	Feed-through, C <sub>IOS</sub>							0.2		
	Prop Delay			R <sub>L</sub> = 200 I	kΩ	5 V		30	60	ns
Prop Delay				C <sub>L</sub> = 50 pl	F	10 V	25°C	15	30	
				$t_{r}, t_{f} = 20 r$	าร	15 V		10	20	



### 6.7 Electrical Characteristics - CD4053B-Q1 (continued)

	PARAMETER			EST CONDI	TIONS		MIN TYP	MAX	UNIT
		V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
ONTROL (A	ADDRESS OR INHIBIT), V <sub>C</sub> - 0	CDIP, PDIP, SC	OIC and SO	OP Package	s		•		
						–55°C	1.5		
						–40°C	1.5		
					5 V	25°C		1.5	
						85°C	1.5		l
						125°C	1.5		
						–55°C	3		İ
						–40°C	3		
nput Low Vol	ltage, V <sub>IL</sub> , (Max)				10 V	25°C		3	V
	·- · · · ·					85°C	3		
						125°C	3		
						–55°C	4		
						-40°C	4		
					15 V	25°C		4	
						85°C	4		
						125°C	4		
						–55°C	3.5		V
						-40°C	3.5		
					5 V	25°C	3.5		
						85°C	3.5		
						125°C	3.5		
						–55°C	7		
						-40°C	7		
nput High Vo	oltage, V <sub>IH</sub> , (Min)				10 V	25°C	7		
	,					85°C	7		
						125°C	7		
						–55°C	11		
						-40°C	11		
					15 V	25°C	11		
						85°C	11		
						125°C	11		
			1			-55°C	± 0.1		
	I. (Man)	V = 0.40			18 V	-40°C	± 0.1		
Input current, I <sub>IN</sub> (Max)		v <sub>IN</sub> = 0, 18	V <sub>IN</sub> = 0, 18			25°C	±10 <sup>-</sup>	± 0.1	μA
					85°C	± 1		]	
						125°C	± 1		
	Address-to-Signal OUT		0 V	0 V	5 V		450	720	-
Propagation	(Channels ON	$t_{\rm r}$ , $t_{\rm f}$ = 20ns, $C_{\rm L}$ = 50 pF,	0 V	0 V	10 V		160	320	ne
Delay Time	or OFF) (See Figure 7-2	$R_L = 50 \text{ pr},$ $R_L = 10 \text{ k}\Omega$	0 V	0 V	15 V		120	240	ns
	Figure 7-3, and Figure 7-8)	_	–5 V	0 V	5 V		225	450	

### 6.7 Electrical Characteristics - CD4053B-Q1 (continued)

	PARAMETER		TI	MIN TYP	MAX	UNIT			
		V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
		+ + - 20	0 V	0 V	5 V		400	720	
Propagation	Inhibit-to-Signal OUT	$t_r$ , $t_f = 20$ ns,	0 V	0 V	10 V		160	320	200
Delay Time (Channe	(Channel Turning ON) (See Figure 7-3)	$C_L = 50 \text{ pF},$	0 V	0 V	15 V		120	240	ns
		$R_L = 1 k\Omega$	-10 V	0 V	5 V		200	400	
		t <sub>r</sub> , t <sub>f</sub> = 20 ns,	0 V	0 V	5 V		200	450	
Propagation	minibit-to-olginal OOT		0 V	0 V	10 V		90	210	
Delay Time	(Channel Turning OFF) (See Figure 7-10)	$C_L = 50 \text{ pF},$	0 V	0 V	15 V		90	160	ns
	,	$R_L = 10 \text{ k}\Omega$	–10 V	0 V	5 V		130	300	
Input Capacitance, C <sub>IN</sub> (Any Address or Inhibit Input)			–5 V	0 V	5 V	25°C	5	7.5	pF

Peak-to-Peak voltage symmetrical about (V<sub>DD</sub> – V<sub>EE</sub>) / 2.
 Determined by minimum feasible leakage measurement for automatic testing.



### 6.8 AC Performance Characteristics - CD4053B-Q1

 $V_{DD}$  = +15 V,  $V_{SS}$  =  $V_{EE}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER			TEST	CONDITIONS		TYP	UNIT
	V <sub>IS</sub> (V)	V <sub>DD</sub> (V)	R <sub>L</sub> (kΩ)				
Cutoff (-3 dB)	5 <sup>(1)</sup>	10	1	V <sub>OS</sub> at Common OUT/IN	CD4053-Q1	30	
Frequency Channel ON (Sine Wave Input)	V <sub>EE</sub> = V <sub>SS</sub> , 20Log(V <sub>OS</sub> /V	<sub>IS</sub> ) = -3 dB		V <sub>OS</sub> at Any Channel		60	MHz
	2 <sup>(1)</sup>	5	10			0.3%	
Total Harmonic	3 <sup>(1)</sup>	10	10		•	0.2%	%
Distortion, THD	5 <sup>(1)</sup>	15	10			0.12%	70
	V <sub>EE</sub> = V <sub>SS</sub> , f <sub>IS</sub>	= 1 kHz Sine	Wave				
-40 dB Feed-through	5 <sup>(1)</sup>	10	1	V <sub>OS</sub> at Common OUT/IN	CD4053-Q1	8	MHz
Frequency (All Channels OFF)	V <sub>EE</sub> = V <sub>SS</sub> , 20Log(V <sub>OS</sub> /V	<sub>IS</sub> ) = -40 dB		V <sub>OS</sub> at Any Channel		8	MHz
	5 <sup>(1)</sup>	10	1			3	MHz
–40 dB Signal Crosstalk	V <sub>EE</sub> = V <sub>SS</sub> ,			Between Any Two	In Pin 2, Out Pin 14	2.5	MHz
Frequency	20Log(V <sub>OS</sub> /V	$_{\rm IS}$ ) = $-3  \rm dB$		Sections, CD4053-Q1 Only	In Pin 15, Out Pin 14	6	MHz
Address-or-Inhibit-to-		10	10 <sup>(2)</sup>			65	${\sf mV}_{\sf PEAK}$
Signal Crosstalk	$V_{EE}$ = 0, $V_{SS}$ = 0, $t_r$ , $t_f$ = 20 ns, mVPEAK $V_{CC}$ = $V_{DD}$ – $V_{SS}$ (Square Wave)					65	${\sf mV}_{\sf PEAK}$

<sup>(1)</sup> Peak-to-Peak voltage symmetrical about ( $V_{DD}$  -  $V_{EE}$ ) / 2.

<sup>(2)</sup> Both ends of channel.

### **6.9 Typical Characteristics**




Figure 6-1. Dynamic Power Dissipation vs Switching Frequency (CD4051B)




Figure 6-2. Dynamic Power Dissipation vs Switching Frequency (CD4053B)



#### 7 Parameter Measurement Information




Figure 7-1. Typical Bias Voltages

#### **Note**

The ADDRESS (digital-control inputs) and INHIBIT logic levels are:  $0 = V_{SS}$  and  $1 = V_{DD}$ . The analog signal (through the TG) may swing from  $V_{EE}$  to  $V_{DD}$ .




Figure 7-2. Waveforms, Channel Being Turned ON Figure 7-3. Waveforms, Channel Being Turned OFF (R<sub>L</sub> = 1 k $\Omega$ ) (R<sub>L</sub> = 1 k $\Omega$ )




Figure 7-4. OFF Channel Leakage Current - Any Channel OFF




Figure 7-5. On Channel Leakage Current – Any Channel On




Figure 7-6. OFF Channel Leakage Current - All Channels OFF




Figure 7-7. Propagation Delay – Address Input to Signal Output




Figure 7-8. Propagation Delay – Inhibit Input to Signal Output






Figure 7-9. Input Voltage Test Circuits (Noise Immunity)




Figure 7-10. Quiescent Device Current

Figure 7-11. Channel ON Resistance Measurement Circuit




Figure 7-12. Input Current




Figure 7-13. Feed-Through (All Types)

Figure 7-14. Crosstalk Between Any Two Channels (All Types)



Figure 7-15. Crosstalk Between Duals or Triplets (CD4053B-Q1)




Figure 7-16. 24-to-1 MUX Addressing

## 8 Detailed Description

#### 8.1 Overview

The CD4051B-Q1 and CD4053B-Q1 analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20 V<sub>P-P</sub> can be achieved by digital signal amplitudes of 4.5 V to 20 V (if  $V_{DD} - V_{SS} = 3$  V, a  $V_{DD} - V_{EE}$  of up to 13 V can be controlled; for  $V_{DD}$ -  $V_{EE}$  level differences above 13 V, a  $V_{DD}$  -  $V_{SS}$  of at least 4.5 V is required). For example, if  $V_{DD}$  = +4.5 V,  $V_{SS}$  = 0 V, and  $V_{EE}$  = -13.5 V, analog signals from -13.5 V to +4.5 V can be controlled by digital inputs of 0 V to 5 V. These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{DD} - V_{SS}$  and  $V_{DD} -$ V<sub>FF</sub> supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the inhibit input terminal, all channels are off.


The CD4051B-Q1 device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CD4053B-Q1 device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.




When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

### **8.2 Functional Block Diagrams**



All inputs are protected by standard CMOS protection network.

Figure 8-1. Functional Block Diagram, CD4051B-Q1



All inputs are protected by standard CMOS protection network.

Figure 8-2. Functional Block Diagram, CD4053B-Q1

#### 8.3 Feature Description

The CD405xB-Q1 line of multiplexers and demultiplexers can accept a wide range of digital and analog signal levels. Digital signals range from 3 V to 20 V, and analog signals are accepted at levels  $\leq$  20 V. The devices have low ON resistance, typically 125  $\Omega$  over 15 V<sub>P-P</sub> signal input range for V<sub>DD</sub> – V<sub>EE</sub> = 18 V. This feature allows for very little signal loss through the switch. Matched switch characteristics are typically r<sub>ON</sub> = 5  $\Omega$  for V<sub>DD</sub> – V<sub>EE</sub> = 15 V.

The CD405xB-Q1 devices also have high OFF resistance, which keeps from wasting power when the switch is in the OFF position, with typical channel leakage of  $\pm 100$  pA at  $V_{DD} - V_{EE} = 18$  V. Very low quiescent power dissipation under all digital-control input and supply conditions, typically 0.2  $\mu$ W at  $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10$  V keeps power consumption total very low. All devices have been 100% tested for quiescent current at 20 V with maximum input current of 1  $\mu$ A at 18 V over the full package temperature range, and only 100 nA at 18 V and 25°C.

Logic-level conversion for digital addressing signals of 3 V to 20 V ( $V_{DD} - V_{SS} = 3$  V to 20 V) to switch analog signals to 20  $V_{P-P}$  ( $V_{DD} - V_{EE} = 20$  V). Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.



### **8.4 Device Functional Modes**

Table 8-1. Truth Table<sup>(1)</sup>

	II	IPUT STATES		ON CHANNEL (C)
INHIBIT	С	В	Α	ON CHANNEL(S)
CD4051B-Q1				
L	L	L	L	0
L	L	L	Н	1
L	L	Н	L	2
L	L	Н	Н	3
L	Н	L	L	4
L	Н	L	Н	5
L	Н	Н	L	6
L	Н	Н	Н	7
Н	X	X	X	None
CD4053B-Q1				
L	L	L	L	ay or by or cy
L	Н	Н	Н	ay or by or cy
Н	Х	X	Х	None

<sup>(1)</sup> X = Do not care



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The CD405xB-Q1 multiplexers and demultiplexers can be used for a wide variety of applications.

### 9.2 Typical Application

One application of the CD4051B-Q1 is to use it in conjunction with a microcontroller to poll a keypad. Figure 9-1 shows the basic schematic for such a polling system. The microcontroller uses the channel select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This application is a very robust setup, allowing for multiple simultaneous key-presses with very little power consumption. This setup also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must continually scan the keys for a press and can do little else during this process.




Figure 9-1. The CD4051B-Q1 Being Used to Help Read Button Presses on a Keypad

#### 9.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For switch time specifications, see propagation delay times in Electrical Characteristics.
  - Inputs should not be pushed more than 0.5 V above V<sub>DD</sub> or below V<sub>EE</sub>.
  - For input voltage level specifications for control inputs, see V<sub>IH</sub> and V<sub>IL</sub> in Electrical Characteristics.
- 2. Recommended Output Conditions:
  - Outputs should not be pulled above V<sub>DD</sub> or below V<sub>EE</sub>.
- 3. Input or output current consideration:
  - The CD405xB-Q1 series of parts do not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

#### 9.2.3 Application Curve




Figure 9-2. ON Characteristics for 1 of 8 Channels (CD4051B-Q1)

#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Electrical Characteristics*.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This reflection is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 9-3 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.



### 9.4.2 Layout Example




Figure 9-3. Trace Example

### 10 Device and Documentation Support

### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

· Texas Instruments, Implications of Slow or Floating CMOS Inputs

#### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-May-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4051BQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CM051BQ	Samples
CD4053BQM96G4Q1	NRND	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q	
CD4053BQM96Q1	NRND	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 2-May-2024

#### OTHER QUALIFIED VERSIONS OF CD4051B-Q1, CD4053B-Q1:

● Catalog : CD4051B, CD4053B

• Military : CD4051B-MIL, CD4053B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-May-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4051BQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4051BQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-May-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4051BQPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4051BQPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated