





CSD19535KCS

SLPS484C - JANUARY 2014 - REVISED MAY 2024

CSD19535KCS 100V N-Channel NexFET[™] Power MOSFET

1 Features

Texas

Ultra-low Q_g and Q_{gd} Low thermal resistance

INSTRUMENTS


- Avalanche rated
- Pb-free terminal plating
- **RoHS** compliant
- Halogen free
- TO-220 plastic package


2 Applications

- Secondary side synchronous rectifier
- Motor control

3 Description

This 100V, 3.1mΩ, TO-220 NexFET[™] power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

T _A = 25°C		TYPICAL VALUE		UNIT	
V _{DS}	Drain-to-Source Voltage	100		V	
Qg	Gate Charge Total (10V)	78	78		
Q _{gd}	Gate Charge Gate to Drain	13		nC	
Р	(on) Drain-to-Source On Resistance	V _{GS} = 6V	3.4	mΩ	
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10V	3.1	mΩ	
V _{GS(th)}	Threshold Voltage	2.7		V	

Ordering Information


Device	Package ⁽¹⁾	Media	Qty	Ship
CSD19535KCS	TO-220 Plastic Package	Tube	50	Tube

For all available packages, see the orderable addendum at (1)the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	100	V
V _{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	150	
I _D	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	187	A
	Continuous Drain Current (Silicon limited), $T_C = 100^{\circ}C$	133	
I _{DM}	Pulsed Drain Current ⁽¹⁾	400	А
PD	Power Dissipation	300	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 175	°C
E _{AS}	Avalanche Energy, single pulse I _D = 95A, L = 0.1mH, R _G = 25Ω	451	mJ

Max $R_{\theta JC}$ = 0.5°C/W, pulse duration ≤100µs, duty cycle ≤1% (1)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1	5.1 Third-Party Products Disclaimer7
2 Applications1	5.2 Receiving Notification of Documentation Updates7
3 Description1	5.3 Support Resources7
4 Specifications	5.4 Trademarks7
4.1 Electrical Characteristics	5.5 Electrostatic Discharge Caution7
4.2 Thermal Information3	5.6 Glossary7
4.3 Typical MOSFET Characteristics4	6 Revision History7
5 Device and Documentation Support7	7 Mechanical, Packaging, and Orderable Information8



UNIT

V μA

nA V mΩ mΩ S

pF pF pF Ω

nC nC nC

nC

nC

ns

ns

ns

ns

V

nC

ns

4 Specifications

4

$(I_A - Z_a)$	5°C unless otherwise stated)					Г
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
STATIC	CHARACTERISTICS					-
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	100			
I _{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0V, V_{DS} = 80V$			1	
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0V, V_{GS} = 20V$			100	
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.2	2.7	3.4	
P	Drain-to-Source On-Resistance	V _{GS} = 6V, I _D = 100A		3.4	4.4	
R _{DS(on)}	Brain-to-obtrice On-resistance	V _{GS} = 10V, I _D = 100A		3.1	3.6	
g _{fs}	Transconductance	V _{DS} = 10V, I _D = 100A		274		
DYNAM	IC CHARACTERISTICS					
C _{iss}	Input Capacitance			6100	7930	
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 50V, f = 1MHz$		1160	1500	
C _{rss}	Reverse Transfer Capacitance			29	38	
R _G	Series Gate Resistance			1.4	2.8	
Qg	Gate Charge Total (10V)			78	101	
Q _{gd}	Gate Charge Gate to Drain	(-50)(1-1000)		13		
Q _{gs}	Gate Charge Gate to Source			25		
Q _{g(th)}	Gate Charge at V _{th}			16		
Q _{oss}	Output Charge	V_{DS} = 40V, V_{GS} = 0V		196		
t _{d(on)}	Turn On Delay Time			32		
t _r	Rise Time	V _{DS} = 50V, V _{GS} = 10V,		15		
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 100A, R_G = 0\Omega$		60		
t _f	Fall Time			5		
DIODE	CHARACTERISTICS		1			L
V _{SD}	Diode Forward Voltage	I _{SD} = 100A, V _{GS} = 0V		0.9	1.1	
Q _{rr}	Reverse Recovery Charge	V _{DS} = 50V, I _F = 100A,		421		
t _{rr}	Reverse Recovery Time	di/dt = 300A/µs		89		
	,					L

4.2 Thermal Information

(T_A = 25°C unless otherwise stated)

	THERMAL METRIC		TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			0.5	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	0/10



4.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)






Figure 4-1. Transient Thermal Impedance





4.3 Typical MOSFET Characteristics (continued)


(T_A = 25°C unless otherwise stated)





4.3 Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)





5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.4 Trademarks

NexFET[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

5.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision B (October 2014) to Revision C (May 2024)		
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1	

С	hanges from Revision A (February 2014) to Revision B (October 2014)	Page
•	Updated Pulsed Drain Current conditions	1
•	Updated the SOA in Figure 4-10	4

С	hanges from Revision * (January 2014) to Revision A (February 2014)	Page
•	Increased Pulsed Drain Current to 400A	1
•	Updated SOA Curve	4



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated