







OPA310-Q1 SBOSAI0 - DECEMBER 2023

OPAx310-Q1 Automotive High Output Current, 5-V, RRIO, 3MHz Operational Amplifier with Shutdown

1 Features

- High output current: ±150mA typical I_{SC} at 5.5V
- Fast enable from shutdown: 0.9µs typical
- Wide operational supply voltage: 1.5V to 5.5V
- Low input offset voltage: ±250µV typical
- Fail-safe inputs: No diode from inputs to V+
- Optimized guiescent current: 165µA/ch typical
- Rail-to-rail input and output
- Gain bandwidth product: 3MHz typical at 5.5V
- Thermal noise floor: 16nV/√Hz typical
- Unity-gain stable
- Drives up to 250pF without sustained oscillations
- Internal RFI and EMI filtered input pins
- Operating temperature range: -40°C to 125°C

2 Applications

- Optimized for AEC-Q100 grade 1 applications
- Traction inverter
- Battery management systems (BMS)
- On-board charger (OBC) and wireless charger
- HEV/EV DC/DC converter
- Body electronics and lighting

3 Description

The OPAx310-Q1 family of op amps includes single (OPA310-Q1), dual (OPA2310-Q1), and quad-channel (OPA4310-Q1), low-voltage (1.5V to 5.5V), high output current operational amplifiers (op amps) with rail-to-rail input and output swing capabilities. The OPAx310-Q1S also features a very fast shutdown response and has a typical enable time of 0.9µs that allows for power savings when the application involves duty cycling the amplifier signal chain. OPAx310-Q1 family has a robust ESD performance with fail safe input ESD structure where there are no diodes connected from inputs to the positive power supply rail.


OPAx310-Q1 is offered in power pad, standard, small size package variants and has an internal current limit protection, thermal shutdown protection that enables additional robustness when operating with high output current. OPAx310-Q1 can swing very close to the rails and has a short-circuit current of 75mA minimum across temperature at 5.5-V power supply. Additional output current capability can be achieved by carefully connecting multiple op amps in parallel. OPAx310-Q1 devices are an excellent choice for LED driver and other high current applications and can also be used as a reference buffer, guard amplifier, or as a discrete LDO.

The robust design of the OPAx310-Q1 family simplifies circuit design. These op amps feature an integrated RFI and EMI rejection filter with no-phase reversal in input overdrive conditions. These devices also deliver excellent AC performance with a gain bandwidth of 3 MHz and can drive up to 250pF of capacitor load with no sustained oscillations, enabling designers to achieve both improved performance and a lower-power consumption.

Device Information

Borico information						
PART NUMBER(1)	CHANNEL COUNT	PACKAGE	PACKAGE SIZE(4)			
OPA310-Q1	Single	DBV (SOT-23, 5)(3)	2.90 mm × 2.80 mm			
OFASTO-QT	Single	DCK (SC70, 5) ⁽³⁾	2.0 mm × 2.1 mm			
OPA310S-Q1	Single, Shutdown	DBV (SOT-23, 6) ⁽³⁾	2.90 mm × 2.80 mm			
OPA3105-Q1	Sirigle, Silutuowii	DCK (SC70, 6)(3)	2.00 mm × 2.1 mm			
OPA2310-Q1 ⁽²⁾	Dual	D (SOIC, 8)(3)	4.90 mm × 6.00 mm			
OPA2310-Q1-7	Duai	DGK (VSSOP, 8)(3)	3.00 mm × 4.90 mm			
OPA4310-Q1 ⁽²⁾	Quad	D (SOIC, 14) ⁽³⁾	8.65 mm × 6.00 mm			
OFA43 10-Q 1(2)	Quau	PW (TSSOP, 14) ⁽³⁾	5.00 mm × 6.40 mm			

- (1) For more information, Section 10.
- (2) Part number is for preview only.
- (3) Package is for preview only.
- The package size (length × width) is a nominal value and includes pins, where applicable.



LED / EML Biasing With Current Sense



Table of Contents

1 Features1	6.4 Device Functional Modes27
2 Applications1	7 Application and Implementation28
3 Description1	7.1 Application Information
4 Pin Configuration and Functions3	7.2 Typical Application28
5 Specifications6	7.3 Power Supply Recommendations30
5.1 Absolute Maximum Ratings6	7.4 Layout30
5.2 ESD Ratings 6	8 Device and Documentation Support32
5.3 Recommended Operating Conditions6	8.1 Documentation Support32
5.4 Thermal Information for Single Channel7	8.2 Receiving Notification of Documentation Updates32
5.5 Thermal Information for Dual Channel7	8.3 Support Resources32
5.6 Thermal Information for Quad Channel7	8.4 Electrostatic Discharge Caution32
5.7 Electrical Characteristics8	8.5 Glossary32
5.8 Typical Characteristics12	9 Revision History32
6 Detailed Description21	10 Mechanical, Packaging, and Orderable
6.1 Overview21	Information32
6.2 Functional Block Diagram22	10.1 Tape and Reel Information33
6.3 Feature Description23	10.2 Mechanical Data35
·	



4 Pin Configuration and Functions




Figure 4-1. OPA310-Q1 DBV Package 5-Pin SOT-23 (Top View)




Figure 4-2. OPA310-Q1 DCK Package 5-Pin SC70 (Top View)

Table 4-1. Pin Functions: OPA310-Q1

	PIN		(1)TYPE	DESCRIPTION	
NAME	SOT-23	SC70	WITE	DESCRIPTION	
IN-	4	3	I	Inverting input	
IN+	3	1	I	Noninverting input	
OUT	1	4	0	Output	
V-	2	2	I	Negative (low) supply or ground (for single-supply operation)	
V+	5	5	I	Positive (high) supply	

(1) I = input, O = output




Figure 4-3. OPA310S-Q1 DBV Package 6-Pin SOT-23 (Top View)




Figure 4-4. OPA310S-Q1 DCK Package 6-Pin SC70 (Top View)

Table 4-2. Pin Functions: OPA310S-Q1

	PIN		(1)TYPE	DESCRIPTION	
NAME	SOT-23	SC70	WITE	DESCRIPTION	
IN-	4	3	ı	Inverting input	
IN+	3	1	I	I Noninverting input	
OUT	1	4	0	Output	
SHDN	5	5	I	Shutdown: low = amp disabled, high = amp enabled See Shutdown Function for more information	
V-	2	2	I	Negative (low) supply or ground (for single-supply operation)	
V+	6	6	I	Positive (high) supply	

(1) I = input, O = output






Figure 4-5. OPA2310-Q1 D and DGK Package 8-Pin SOIC and VSSOP (Top View)

Table 4-3. Pin Functions: OPA2310-Q1

F	PIN	(1)TYPE	DESCRIPTION	
NAME	NO.	71166	DESCRIPTION	
IN1-	2	I	Inverting input, channel 1	
IN1+	3	I	Noninverting input, channel 1	
IN2-	6	ı	Inverting input, channel 2	
IN2+	5	I	Noninverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V-	4	I	legative (low) supply or ground (for single-supply operation)	
V+	8	I	Positive (high) supply	

(1) I = input, O = output






Figure 4-6. OPA4310-Q1 D and PW Package 14-Pin SOIC and TSSOP (Top View)

Table 4-4. Pin Functions: OPA4310-Q1

	Table 4-4.1 III I diletions. Of A+010-Q1					
P	PIN	(1)TYPE	DESCRIPTION			
NAME	NO.	WITPE	DESCRIPTION			
IN1-	2	I	Inverting input, channel 1			
IN1+	3	I	Noninverting input, channel 1			
IN2-	6	I	Inverting input, channel 2			
IN2+	5	I	Noninverting input, channel 2			
IN3-	9	I	Inverting input, channel 3			
IN3+	10	I	Noninverting input, channel 3			
IN4-	13	I	Inverting input, channel 4			
IN4+	12	I	Noninverting input, channel 4			
OUT1	1	0	Output, channel 1			
OUT2	7	0	Output, channel 2			
OUT3	8	0	Output, channel 3			
OUT4	14	0	Output, channel 4			
V-	11	I	Negative (low) supply or ground (for single-supply operation)			
V+	4	I	Positive (high) supply			

⁽¹⁾ I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$	Supply voltage, V _S = (V+) – (V–)	0	7	V
	Common-mode voltage (2) (3)	- 0.5	6.0	V
Signal input pins	Differential voltage (2) (3)		±6.0	V
	Current (3)	-10	10	mA
Output short-circuit (4)		Continuous		
Operating ambient temperature, T _A		-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input pins can swing beyond (V+) as long as they stay with in 6.0 V. No diode structure from input pins to (V+).
- (3) Input pins are diode-clamped to (V-). Input signals that 0.3 V below (V-) must be current-limited to 10mA or less.
- 4) Short-circuit to ground, one amplifier per package.

5.2 ESD Ratings

PART NUMBER				VALUE	UNIT
OPA310-Q1	V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000	V
OPA310-Q1	V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JS-002 (2)	±1500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	1.5	5.5	V
VI	Input voltage range (Across specified temperature) 1.5V ≤ V _S < 2V	(V-)	(V+)	V
VI	Input voltage range (Across specified temperature) 2V ≤ V _S ≤ 5.5V	(V-) - 0.1	(V+) + 0.1	V
VI	Input voltage range	- 0.1	5.6	V
V _{IH}	High level input voltage at shutdown pin (amplifier enabled)	(V-) + 1.2	(V+)	V
V _{IL}	Low level input voltage at shutdown pin (amplifier disabled)	(V-)	(V-) + 0.2	V
T _A	Specified temperature	-40	125	°C

Submit Document Feedback



5.4 Thermal Information for Single Channel

THERMAL METRIC (1)		OPA3	OPA310-Q1		OPA310S-Q1	
		DBV (SOT-23)	DCK (SC70)	DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	211.5	214.6	190.7	195.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	109.4	110.0	110.5	122.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.8	60.7	70.8	55.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	45.2	32.1	47.4	38.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.5	60.4	70.5	55.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Thermal Information for Dual Channel

		OPA2	310-Q1
	THERMAL METRIC (1)	D (SOIC)	DGK (VSSOP)
		8 PINS	8 PINS
$R_{\theta JA}$	Junction-to-ambient thermal resistance	139.0	187.7
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	81.2	78.1
$R_{\theta JB}$	Junction-to-board thermal resistance	82.4	109.5
ΨЈТ	Junction-to-top characterization parameter	31.3	17.9
ΨЈВ	Junction-to-board characterization parameter	81.6	107.9
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.6 Thermal Information for Quad Channel

		OPA4	OPA4310-Q1		
THERMAL METRIC (1)		D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.5	128.2	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	57.8	58.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	58.0	71.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	20.9	13.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	57.6	70.8	°C/W	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W	

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



5.7 Electrical Characteristics

For V_S = (V+) – (V–) = 1.5V to 5.5V (±0.75V to ±2.75V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITION	MIN TYP		MAX	UNIT			
OFFSET \	VOLTAGE			<u> </u>					
.,		V _{CM} = V-			±0.25	±1.3	.,		
V _{OS}	Input offset voltage	V _{CM} = V-	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			±1.4	mV		
dV _{OS} /dT	Input offset voltage drift	V _{CM} = V-		±0.5		μV/°C			
PSRR	Input offset voltage versus power supply	V _S = 1.5V to 5.5V , V _{CM} = V-			±10	±50	μV/V		
	Channel separation	f = 10kHz			±1		μV/V		
INPUT BI	AS CURRENT			"					
I _B	Input bias current (1)	$V_S = 1.8 \text{ V}$ and $V_S = 5 \text{ V}$			±1	±30	pА		
I _{os}	Input offset current (1)	V _S = 1.8 V and V _S = 5V			±0.5	±25	pА		
NOISE									
E _N	Input voltage noise	f = 0.1 to 10 Hz			4		μV _{PP}		
		f = 100 Hz	0 Hz 32						
e _N	Input voltage noise density	f = 1kHz			16		nV/√ Hz		
	density	f = 10kHz			13				
i _N	Input current noise (3)	f = 1kHz			10		fA/√Hz		
INPUT VO	DLTAGE RANGE								
	Common-mode voltage range (1)	V _S = 1.8 V	T _A = -40°C to 125°C	(V-)		(V+)	V		
V _{CM}	Common-mode voltage range (1)	V _S = 5.5V	T _A = -40°C to 125°C	(V-) - 0.1		(V+) + 0.1	V		
		$V_S = 1.8 \text{ V}, (V-) \le V_{CM} \le (V+) - 0.6 \text{ V}$		75	85		dB		
		$V_S = 1.8 \text{ V}, (V-) \le V_{CM} \le (V+) - 0.6 \text{ V}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	65	78		dB		
		$V_S = 5.5V, (V-) \le V_{CM} \le (V+) - 0.6 V$		83	95		dB		
CMRR	Common-mode rejection ratio	$V_S = 5.5V, (V-) \le V_{CM} \le (V+) - 0.6 V$	T _A = -40°C to 125°C	75	85				
		Full Range: $V_S = 1.8 \text{ V}, (V-) \le V_{CM} \le (V+)$	T _A = -40°C to 125°C	57.5	70		dB		
		Full Range: $V_S = 5.5V$ $V -) - 0.1 \text{ V} \le V_{CM} \le (V +) + 0.1 \text{ V}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 66.5 80			ч Б				
INPUT IM	PEDANCE								
Z _{ID}	Differential Input Impedance				80 1.4		GΩ pF		
Z _{ICM}	Common-mode Input Impedance				100 0.5		GΩ pF		

Submit Document Feedback



5.7 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 1.5V to 5.5V (±0.75V to ±2.75V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPEN-LO	OP GAIN						
	Open-loop voltage gain	V_S = 1.8 V, (V–) + 0.05V < V_O < (V+) – 0.05V, R_L = 10 k Ω to V_S / 2		102	115		dB
	Open-loop voltage	V_S = 1.8 V, (V–) + 0.10 V < V_O < (V+) – 0.10 V, R_L = 2 k Ω to V_S / 2		95	105		dB
	gain ⁽²⁾	$V_S = 5.5 V$, $(V-) + 0.10 V < V_O < (V+) - 0.10 V$, $R_L = 10 \ k\Omega \ to \ V_S / 2$		109	125		dB
		V_S = 5.5V, (V–) + 0.15V < V_O < (V+) – 0.15V, R_L = 2 k Ω to V_S / 2		105	115		dB
A _{OL}		$V_S = 1.8 \text{ V}, (V-) + 0.05 \text{V} < V_O < (V+) - 0.05 \text{V},$ $R_L = 10 \text{ k}\Omega \text{ to } V_S / 2$		90	100		
	Open-loop voltage gain	$V_S = 1.8 \text{ V}, (V-) + 0.10 \text{ V} < V_O < (V+) - 0.10 \text{ V},$ $R_L = 2 \text{ k}\Omega \text{ to } V_S / 2$	T = 40°C to 125°C		90		٩D
		$V_S = 5.5V$, $(V-) + 0.10 V < V_O < (V+) - 0.10 V$, $R_L = 10 k\Omega$ to $V_S / 2$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		105		dB
		V_S = 5.5V, (V–) + 0.15V < V_O < (V+) – 0.15V, R_L = 2 k Ω to V_S / 2	90	100			
	Open-loop voltage gain ⁽⁶⁾	$V_S = 3.3 \text{ V}, (V-) + 0.25 \text{V} < V_O < (V+) - 0.25 \text{V},$ $I_L = \pm 50 \text{mA}$	T _A = 25°C	80	102		dB
FREQUE	NCY RESPONSE						
GBW	Gain-bandwidth	$V_S = 1.8 \text{ V}, G = +1, R_L = 10 \text{ k}\Omega, C_L = 100 \text{pF}$		2.5		MHz	
GBVV	product	$V_S = 5.5V$, $G = +1$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{pF}$		3		MHz	
CD.	Clawrata	$V_S = 1.8 \text{ V}, G = +1, R_L = 10 \text{ k}\Omega$			2.8		V/µs
SR	Slew rate	$V_S = 5.5V$, $G = +1$, $R_L = 10 \text{ k}\Omega$			3		V/µs
		$G = +1, V_O = 1 V_{RMS}, f = 1kHz,$ $R_L = 10 k\Omega \text{ to } V_S / 2$			0.0005		%
THD+N	Total harmonic distortion + noise (4)	$G = +1$, $V_O = 1$ V_{RMS} , $f = 1kHz$, $R_L = 2$ $k\Omega$ to V_S / 2	0.0035			%	
		G = +1, V_O = 1 V_{RMS} , f = 1kHz, R _L = 600 Ω to V_S / 2	0.0080			%	
		To 0.1%, $V_S = 5.5V$, $V_{STEP} = 4 V$, $G = +1$, $C_L = 10pF$					
	Settling time	To 0.1%, $V_S = 5.5V$, $V_{STEP} = 2V$, $G = +1$, $C_L = 10p$	1.3				
t _S	Setting time	To 0.01%, $V_S = 5.5V$, $V_{STEP} = 4 V$, $G = +1$, $C_L = 1$		2.3		μs	
		To 0.01%, $V_S = 5.5V$, $V_{STEP} = 2V$, $G = +1$, $C_L = 10$		1.6			
PM	Phase margin	G = +1, R _L = 10 kΩ connected to $V_S/2$, C _L = 10pF	=		60		۰
		G = +1, R _L = 10 kΩ connected to $V_S/2$, Phase Ma	argin = 40°		75		pF
C _L Drive	Cap Load Drive	G = +1, R _L = 10 kΩ connected to $V_S/2$, No Sustained Oscillations			250		pF
t _{overload}	Overload recovery time	V _{IN} × gain > V _S			0.6		μs
EMIRR	Electro-magnetic interference rejection ratio	f = 1.8GHz, V _{IN_EMIRR} = 100mV			75		dB



5.7 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 1.5V to 5.5V (±0.75V to ±2.75V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPU	Γ						
		V_S = 1.8 V, R_L = 2 k Ω to V_S / 2			10	21	
		V_S = 1.8 V, R_L = 10 k Ω to V_S / 2			2	11	
		V_S = 1.8 V, R_L = 2 k Ω to V_S / 2	T _A = -40°C to 125°C			51	
.,	Voltage output swing	V_S = 1.8 V, R_L = 10 k Ω to V_S / 2	T _A = -40°C to 125°C			26	
V _{OH}	from positive rail	V_S = 5.5V, R_L = 2 k Ω to V_S / 2			3.5	20	
		V_S = 5.5V, R_L = 10 k Ω to V_S / 2			0.75	9	
		V_S = 5.5V, R_L = 2 k Ω to V_S / 2	T _A = -40°C to 125°C			30	
		V_S = 5.5V, R_L = 10 k Ω to V_S / 2	T _A = -40°C to 125°C			14	\/
		V_S = 1.8 V, R_L = 2 k Ω to V_S / 2			5.5	15	mV
V _{OL}		V_S = 1.8 V, R_L = 10 k Ω to V_S / 2			1.2	10	
		V_S = 1.8 V, R_L = 2 k Ω to V_S / 2	T _A = -40°C to 125°C			45	
	Voltage output swing	V_S = 1.8 V, R_L = 10 k Ω to V_S / 2	T _A = -40°C to 125°C			25	
	from negative rail	$V_{S} = 5.5V$, $R_{L} = 2 k\Omega$ to $V_{S} / 2$			3.5	17.5	
		V_S = 5.5V, R_L = 10 k Ω to V_S / 2			0.75	10	
		V_S = 5.5V, R_L = 2 k Ω to V_S / 2	T _A = -40°C to 125°C			27.5	
		V_S = 5.5V, R_L = 10 k Ω to V_S / 2	T _A = -40°C to 125°C			11	
	Short-circuit current (5)	V _S = 1.8 V	•		±20		mA
I _{sc}	Short-circuit current	V _S = 1.8 V, T _A = -40°C to 125°C		±6			mA
	Short-circuit current (5)	V _S = 5.5V, OPA2310 -Q1		±75	±150		mA
Isc	Short-circuit current (5)	V _S = 5.5V, OPA310-Q1 and OPA4310-Q1		±110			mA
Z _O	Open-loop output impedance	f = 10kHz			1000		Ω
POWER	SUPPLY						
		V_S = 1.5V, I_O = 0 A, \overline{SHDN} = V+ for shutdown devices			165	190	μA
ΙQ	Quiescent current per amplifier	V _S = 1.5V, I _O = 0 A, SHDN = V+ for shutdown devices	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		165	210	μΑ
		$V_S = 5.5V$, $I_O = 0$ A, $\overline{SHDN} = V$ + for shutdown			165	200	
		devices	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		2′		μA
	Power-on time	At $T_A = 25$ °C, $V_S = 5.5$ V, V_S ramp rate > 0.3 V/ μ s	•		125		μs
		1					

Submit Document Feedback



5.7 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 1.5V to 5.5V (±0.75V to ±2.75V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{C \mid IT}$ = V_S / 2, unless otherwise noted.

F	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT	
SHUTDOW	'N					
I _{Q_SHDN}	Shutdown current per amplifier	All amplifiers disabled, SHDN = V-, OPA310S-Q1		0.265	0.475	μΑ
I _{Q_SHDN}	Shutdown current per amplifier (1)	All amplifiers disabled, \$\overline{SHDN}\$ = V-, T _A = -40°C to 85°C, OPA310S-Q1			0.700	μΑ
Z _{OUT_SHDN}	Output impedance during shutdown	Amplifier disabled		43 11.5		GΩ pF
V _{SHDN_IH}	Logic high threshold voltage (amplifier enabled)		(V–) + 1.2			V
V _{SHDN_IL}	Logic low threshold voltage (amplifier disabled)				(V-) + 0.2	V
t _{ON}	Amplifier enable time (full shutdown) (7) (1)	G = +1, $V_{CM} = V_S / 2$, $V_O = 0.9 \times V_S / 2$, R_L connected to V–		1	1.6	μs
t _{OFF}	Amplifier disable time	G = +1, $V_{CM} = V_S / 2$, $V_O = 0.1 \times V_S / 2$, R_L connected to V–		1		μs
	SHDN pin input bias	(V+) ≥ <u>SHDN</u> ≥ (V–) + 1 V		50		nA
I _{B_SHDN}	current (per pin)	(V−) ≤ SHDN ≤ (V−) + 0.2V		100		IIA

- (1) Max data is specified based on characterization results.
- (2) Min data is specified based on characterization results.
- (3) Typical input current noise data is specified based on design simulation results.
- (4) Third-order filter; bandwidth = 80kHz at -3dB.
- (5) Short circuit current specified here is the average of sourcing and sinking short circuit currents.
- (6) A_{OL} is measured as the difference between (V_{OSA} V_{OSB}) / (V_{OUTA} V_{OUTB}). V_{OSA} is the offset measured when the OUT pin is biased at (V+) 0.25V while the device sources 50mA and VOSB is the offset measured when the OUT pin is biased at (V–) + 0.25V while the device sinks 50mA.
- (7) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.



5.8 Typical Characteristics

at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)





Figure 5-6. Input Offset Current Distribution Histogram




at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)





at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



Submit Document Feedback

 $R_L = 10k\Omega$


Figure 5-17. Open-Loop Gain vs Temperature

Copyright © 2023 Texas Instruments Incorporated

Figure 5-18. Open-Loop Gain and Phase vs Frequency




at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)





at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



Submit Document Feedback


Figure 5-29. 0.1-Hz to 10-Hz Voltage Noise in Time Domain

Copyright © 2023 Texas Instruments Incorporated

Figure 5-30. Input Voltage Noise Spectral Density




at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)






at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



Submit Document Feedback




at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)





at T_A = 25°C, V+ = 2.75V, V- = -2.75V, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



Submit Document Feedback



6 Detailed Description

6.1 Overview

The OPAx310-Q1 family of op amps includes single (OPA310-Q1), dual (OPA2310-Q1), and quad-channel (OPA4310-Q1), ultra-low-voltage (1.5V to 5.5V), high output current operational amplifiers (op amps) with rail-to-rail input and output swing capabilities. The OPAx310-Q1 also features a very fast shutdown response and has an enable time specification of just 0.9µs typical. This feature allows for power savings when the application involves duty cycling the amplifier signal chain. OPAx310-Q1 has robust ESD performance with fail safe input ESD structure where there are no diodes connected from inputs to the positive power supply rail.

OPAx310-Q1 is offered in standard packages and has an internal current limit, thermal shutdown protection that enables additional robustness when operating with high output current. OPAx310-Q1 can swing very close to the rails and has a short circuit current of ± 75 mA minimum across temperature at 5.5-V power supply while consuming just 165 μ A of quiescent current. This combination of low voltage, low I_Q , and high output current capability makes this device quite unique and an excellent choice for a wide range of general-purpose and high current applications. Additional output current capability can be easily achieved by connecting multiple op amps in parallel. These devices are excellent choice for LED driver and other higher current applications and can also be used as a reference buffer, guard amplifier or as a discrete LDO.


The input common-mode voltage range includes both rails, and allows the OPAx310-Q1 series to be used in many single-supply or dual supply configurations. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes these devices an excellent choice for driving low speed sampling analog-to-digital converters (ADCs). Further, the class AB output stage is capable of driving smaller resistive loads connected to any point between V+ and ground.

The OPAx310-Q1 can drive up to 75pF with a typical phase margin of 40° and features 3 MHz gain bandwidth product, $3V/\mu s$ slew rate with 4 μV_{p-p} integrated noise (0.1 Hz to 10 Hz) while consuming only 165 μA supply current per channel, thus providing a good AC performance at a very low power consumption. DC applications are also well served with a low input bias current (1 pA typical), a good input offset voltage (0.25 mV typical) and a good PSRR (10 $\mu V/V$ typical), CMRR (80 dB typical), and A_{OL} (125 dB typical).

The robust design of the OPAx310-Q1 family simplifies circuit design. These op amps feature an integrated radio frequency immunity (RFI) and electro-magnetic interference (EMI) rejection filter, unity-gain stability, and no-phase reversal in input overdrive conditions.



6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 Operating Voltage

The OPAx310-Q1 series of operational amplifiers is fully specified from 1.8V to 5.5V and is tested for amplifier operation from 1.5V to 1.8V. In addition, many specifications apply from –40°C to 125°C. Parameters that vary significantly with operating voltages or temperature are provided in the *Typical Characteristics*. TI highly recommends to bypass power-supply pins with at least 0.01-µF ceramic capacitors.

6.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPAx310-Q1 series extends to either supply rails. This is true even when operating at the ultra-low supply voltage of 1.5V, all the way up to the standard supply voltage of 5.5V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. Refer to the *Functional Block Diagram* for more details.


For most amplifiers with a complementary input stage, one of the input pairs, usually the P-channel input pair, is designed to deliver slightly better performance in terms of input offset voltage, offset drift over the N-channel pair. Consequently, the P-channel pair is designed to cover the majority of the common mode range with the N-channel pair slated to slowly take over at a certain threshold voltage from the positive rail. Just after the threshold voltage, both the input pairs are in operation for a small range referred to as the transition region. Beyond this region, the N-channel pair completely takes over. Within the transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region. Hence, most applications generally prefer operating in the P-channel input range where the performance is slightly better.

For the OPAx310-Q1, the P-channel pair is typically active for input voltages from (V-) to (V+) – 0.4V and the N-channel pair is typically active for input voltages from the positive supply to (V+) – 0.4V. The transition region occurs typically from (V+) – 0.5V to (V+) – 0.3V, in which both pairs are on. These voltage levels mentioned above can vary with process variations associated with threshold voltage of transistors. In the OPAx310-Q1, 200-mV transition region mentioned above can vary up to 200mV in either direction. Thus, the transition region (both stages on) can range from (V+) – 0.7V to (V+) – 0.5V on the low end, up to (V+) – 0.3V to (V+) – 0.1V on the high end.

Recollecting the fact that a P-channel input pair usually offers better performance over a N-channel input pair, the OPAx310-Q1 is designed to offer a much wider P-channel input pair range, in comparison to most complimentary input amplifiers in the industry. A side-by-side comparison of the OPAx310-Q1 and the TLV900x is provided below. Note that the TLV900x is designed for P-channel pair operation only until 1.4V from the positive rail, while the OPAx310-Q1 is designed for P-channel pair operation until 0.7V from the positive rail. This additional 700mV of P-channel input pair range for the OPAx310-Q1 is particularly useful when operating at lower supply voltages (1.5V, 1.8V, and so forth) where the P-channel input range usually gets limited to a great extent.

Thus the wide common mode swing of input signal can be accommodated more easily within the P-channel input pair of the OPAx310-Q1, while likely avoiding the transition region, thereby maintaining linearity.








Figure 6-1. OPAx310-Q1 Offset Voltage vs Common-Mode

Figure 6-2. TLV900x Offset Voltage vs Common-Mode

6.3.3 Rail-to-Rail Output

Designed as a micro-power, high output current operational amplifier, the OPAx310-Q1 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. At room temperature and for resistive loads up to $2 \text{ k}\Omega$, the output swings to within a maximum of 20 mV of either supply rail at 5.5V power supply. Different load conditions change the ability of the amplifier to swing close to the rails.

6.3.4 Capacitive Load and Stability

The OPAx310-Q1 is designed to be used in applications where driving a capacitive load is required. As with all operational amplifiers, there can be specific instances where the OPAx310-Q1 can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain (1 V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive loading increases. When operating in the unity-gain configuration, the OPAx310-Q1 remains stable with a pure capacitive load up to approximately 75pF with a good phase margin of 40° typical and has no sustained oscillations up to 250pF. The equivalent series resistance (ESR) of some very large capacitors (C_L greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (typically 10 Ω to 20 Ω) in series with the output, as shown in Figure 6-3. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.






Figure 6-3. Improving Capacitive Load Drive

6.3.5 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or high gain. After one of the output devices enters the saturation region, the output stage requires additional time to return to the linear operating state which is referred to as overload recovery time. After the output stage returns to linear operating state, the amplifier begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time.

The overload recovery time for the OPAx310-Q1 family is approximately 0.75µs typical.

6.3.6 EMI Rejection

The OPAx310-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications (radio frequency interference - RFI) and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx310-Q1 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 6-4 shows the results of this testing on the OPAx310-Q1. Table 6-1 shows the EMIRR IN+ values for the OPAx310-Q1 at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance relating to op amps and is available for download from www.ti.com.




Figure 6-4. EMIRR Testing



	Table 6-1.	OPAx310-Q1	EMIRR IN+	for Fred	uencies	of Interest
--	------------	------------	------------------	----------	---------	-------------

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	48 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	58 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	75 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	90 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	95 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	102 dB

6.3.7 ESD and Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and relevance to an electrical overstress event is helpful. Figure 6-5 shows the ESD circuits contained in the OPAx310-Q1 devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where the input and output pins meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

Note that the OPAx310-Q1 features no current-steering diodes connected between the input and positive power-supply pin.




Figure 6-5. Equivalent Internal ESD Circuitry

Submit Document Feedback



6.3.8 Input ESD Protection

The OPAx310-Q1 family incorporates internal ESD protection circuits on all pins. For inputs, this protection primarily consists of fail safe ESD input structures which feature no current-steering diodes connected between the input and positive power-supply pin as shown in the Figure 6-5. This feature is very useful during power sequencing scenarios where input signal can be present before the positive power supply rail. A fail safe input ESD structure prevents any short between inputs and positive power supply.

6.3.9 Shutdown Function

The OPAx310-Q1 S devices feature SHDN pins that disable the op amp, placing the op amp into a low-power standby mode. In this mode, the op amp typically consumes less than 500-nA at room temperature. The SHDN pins are active low, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic low.

The \overline{SHDN} pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 500-mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to provide for smooth switching characteristics. To make sure of optimal shutdown behavior, the \overline{SHDN} pins must be driven with valid logic signals. A valid logic low is defined as a voltage between V– and (V–) + 0.2V. A valid logic high is defined as a voltage between (V–) + 1.2V and V+. To enable the amplifier, the \overline{SHDN} pins must be driven to a valid logic high. To disable the amplifier, the \overline{SHDN} pins must be driven to a valid logic low. TI highly recommends that the shutdown pin be connected to a valid high or a low voltage or driven. The maximum voltage allowed at the \overline{SHDN} pins is (V+) + 0.5V. Exceeding this voltage level damages the device.

The \overline{SHDN} pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life. The enable and disable time is targeted to be under 1µs for full shutdown of all channels. When disabled, the output assumes a high-impedance state. This architecture allows the OPAx310S-Q1 to be operated as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To make sure that shutdown (disable) is within a specific shutdown time, the specified 10-k Ω load to midsupply (V_S / 2) is required.

6.4 Device Functional Modes

The OPAx310-Q1 devices have one functional mode. These devices are powered on as long as the power-supply voltage is between 1.5V $(\pm 0.75\text{V})$ and 5.5V $(\pm 2.75\text{V})$.

The OPAx310-Q1S devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. See *Shutdown Function* for more information.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The OPAx310-Q1 family of rail-to-rail input and output operational amplifiers is specifically designed for high output current applications. The devices operate from 1.5V to 5.5V, are unity-gain stable, and are also an excellent choice for a wide range of general-purpose applications. The class AB output stage is capable of driving small resistive loads connected to any point between V+ and V- as long as the device is not forced into short circuit mode or thermal shutdown mode. The input common-mode voltage range includes both rails and allows the OPAx310-Q1 series to be used in many single-supply or dual supply configurations.

7.2 Typical Application

7.2.1 OPAx310-Q1 Low-Side, Current Sensing Application

Figure 7-1 shows the OPAx310-Q1 configured in a low-side current sensing application.




Figure 7-1. OPAx310-Q1 in a Low-Side, Current-Sensing Application

Submit Document Feedback



7.2.1.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 A

Maximum output voltage: 4.9VMaximum shunt voltage: 100mV

7.2.1.2 Detailed Design Procedure

The transfer function of the circuit in Figure 7-1 is given in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHIINT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100mV at maximum load current, the largest shunt resistor is shown using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega$$
 (2)

Using Equation 2, R_{SHUNT} is calculated to be $100m\Omega$. The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the OPAx310-Q1 to produce an output voltage of approximately 0V to 4.9V. The gain needed by the OPAx310-Q1 to produce the necessary output voltage is calculated using Equation 3.

$$Gain = \frac{V_{OUT_MAX} - V_{OUT_MIN}}{V_{IN\ MAX} - V_{IN\ MIN}}$$
(3)

Using Equation 3, the required gain is calculated to be 49V/V, which is set with resistors R_F and R_G . Equation 4 sizes the resistors R_F and R_G , to set the gain of the OPAx310-Q1 to 49V/V.

$$Gain = 1 + \frac{R_F}{R_G} \tag{4}$$

Selecting R_F as 57.6 k Ω and R_G as 1.2 k Ω provides a combination that equals 49V/V. Figure 7-2 shows the measured transfer function of the circuit shown in Figure 7-1. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system; choose an impedance that is ideal for the system parameters.

7.2.1.3 Application Curve




Figure 7-2. Low-Side, Current-Sense Transfer Function



7.3 Power Supply Recommendations

The OPAx310-Q1 family is specified for operation from 1.5V to 5.5V (±0.75V to ±2.75V); many specifications apply from –40°C to 125°C. *Electrical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1µF bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the
 power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a
 low-impedance path to ground.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. One bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care
 to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible.
 If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in Layout Example. Keeping R₁ and R₂ close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- TI recommends cleaning the PCB following board assembly for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
 plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB assembly
 to remove moisture introduced into the device packaging during the cleaning process. A low-temperature,
 post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

Submit Document Feedback



7.4.2 Layout Example




Figure 7-3. Schematic for Noninverting Configuration Layout Example




Figure 7-4. Operational Amplifier Board Layout for Noninverting Configuration - SC70 (DCK) Package



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers (With OPA333 and OPA333-Q1 as an Example) application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Trademarks

TI E2E[™] is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

DATE	REVISION	NOTES
December 2023	*	Initial Release


10 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: OPA310-Q1




10.1 Tape and Reel Information






Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA310SQDBVRQ1	SOT-23	DBV	6	3000	180	8	3.2	3.2	1.4	4	8	Q3
OPA310SQDCKRQ1	SOT-SC70	DCK	6	3000	178	9.0	2.4	2.5	1.2	4	8	Q3
OPA310QDBVRQ1	SOT-23	DBV	5	3000	180	8.4	3.2	3.2	1.4	4	8	Q3
OPA310QDCKRQ1	SOT-23	DBV	5	3000	178	9.0	2.4	2.5	1.2	4	8	Q3





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA310SQDBVRQ1	SOT-23	DBV	6	3000	210	185	35
OPA310SQDCKRQ1	SOT-SC70	DCK	6	3000	180	180	18
OPA310QDBVRQ1	SOT-23	DBV	5	3000	210	185	35
OPA310QDCKRQ1	SOT-23	DBV	5	3000	180	180	18

Submit Document Feedback




10.2 Mechanical Data

DBV0006A

PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.






EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

PKG 6X (1.1) 6X (0.6) SYMM 5 2X(0.95) (R0.05) TYP (2.6) SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:15X

4214840/B 03/2018

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.






MECHANICAL DATA

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- А. В. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- Falls within JEDEC MO-203 variation AB.





LAND PATTERN DATA

DCK (R-PDSO-G6) PLASTIC SMALL OUTLINE Stencil Openings Based on a stencil thickness Example Board Layout of .127mm (.005inch). 6x0,350,85 2,2 2,2 -4x0,65-4x0,652x1,30 -— 2x1,30 — Sðļder Mask Opening 0,9 1,0 Pad Geometry -0,05 0,50

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



4210356-3/C 07/11

DBV0005A






PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

- Reference JEDEC MO-178.
 Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
 Support pin may differ or may not be present.





EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR PKG 5X (1.1) 5X (0.6) SYMM (1.9)2X (0.95) 3 (R0.05) TYP (2.6)LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X -SOLDER MASK OPENING METAL UNDER-SOLDER MASK SOLDER MASK METAL OPENING **EXPOSED METAL EXPOSED METAL** 0.07 MAX ARROUND 0.07 MIN ARROUND NON SOLDER MASK SOLDER MASK DEFINED (PREFERRED) DEFINED SOLDER MASK DETAILS

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



4214839/G 03/2023




EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.






MECHANICAL DATA

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



www.ti.com 23-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
POPA310QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA310QDCKRQ1	ACTIVE	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA310SQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA310SQDCKRQ1	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 23-Dec-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA310-Q1:

• Catalog : OPA310

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated