



3 Description

bandwidth.



The OPA4H199-SEP is a high voltage (40 V) general

purpose operational amplifiers for space application.

The device offers exceptional DC precision and AC performance, including rail-to-rail input/output, low

offset (±125 µV, typ), low offset drift (±0.3 µV/°C, typ),

low noise (10.8 nV/ $\sqrt{\text{Hz}}$ and 1.8 μ V_{PP}), and 4.5-MHz

Unique features such as differential and common-

mode input-voltage range to the supply rail,

high output current (±75 mA), high slew rate

(21 V/µs), and high capacitive load drive (1

nF) make the OPA4H199-SEP a robust, high-

performance operational amplifier for high-voltage

The OPA4H199-SEP is available in a small-sized,

TEXAS INSTRUMENTS

OPA4H199-SEP SBOSA90 – NOVEMBER 2022

OPA4H199-SEP 40-V, Radiation Hardened, Rail-to-Rail Input/Output, Low Offset Voltage, Low Noise Op Amp in Space Enhanced Plastic

1 Features

- Radiation hardened
 - Single Event Latch-up (SEL) immune to 43 MeV-cm²/mg at 125°C
 - ELDRS free to 30 krad(Si)
 - Total Ionizing Dose (TID) RLAT for every wafer lot up to 30 krad(Si)
- Supports defense, aerospace, and medical applications
 - Single controlled baseline
 - One fabrication, assembly and test site
 - Gold wire
 - NiPdAu lead finish
 - Available in military (–55°C to 125°C) temperature range
 - Extended product life cycle
 - Extended product-change notification
 - Product traceability
- Enhanced mold compound for low outgassing
- Low offset voltage: ±125 μV
- Low noise: 10.8 nV/√Hz at 1 kHz
- High common-mode rejection: 130 dB
- Low bias current: ±10 pA
- Rail-to-rail input and output
- Wide bandwidth: 4.5 MHz GBW
- High slew rate: 21 V/µs
- · High capacitive load drive: 1 nF
- MUX-friendly/comparator inputs
- Low quiescent current: 560 µA per amplifier
- Wide supply: ±1.35 V to ±20 V, 2.7 V to 40 V
- Robust EMIRR performance: EMI/RFI filters on input and supply pins

2 Applications

- Support low earth orbit space applications
- Space sensor and control (telemetry)
- Satellite electrical power system (EPS)
- Flight control
- Satellite command & data handling
- Satellite payloads

OPA4H199-SEP in a High-Voltage Signal Chain

radiation-hardened plastic, 14-pin SOT-23 (DYY)

space applications.

package. The SOT-23 (DYY) package has a body size that is less than $1/5^{\text{th}}$ of the size of traditional 14-pin ceramic packages. The OPA4H199-SEP is specified from -55° C to 125° C.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
OPA4H199-SEP	SOT-23 (14)	4.20 mm × 1.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1	7.4 Device Functional Modes2	23
2 Applications1	8 Application and Implementation24	24
3 Description1	8.1 Application Information	24
4 Revision History	8.2 Typical Applications	
5 Pin Configuration and Functions	8.3 Power Supply Recommendations	
6 Specifications	8.4 Layout	26
6.1 Absolute Maximum Ratings4	9 Device and Documentation Support2	
6.2 ESD Ratings	9.1 Device Support2	
6.3 Recommended Operating Conditions4	9.2 Documentation Support	28
6.4 Thermal Information for Quad Channel	9.3 Receiving Notification of Documentation Updates2	28
6.5 Electrical Characteristics5	9.4 Support Resources	28
6.6 Typical Characteristics7	9.5 Trademarks2	
7 Detailed Description	9.6 Electrostatic Discharge Caution2	
7.1 Overview	9.7 Glossary2	29
7.2 Functional Block Diagram14	10 Mechanical, Packaging, and Orderable	
7.3 Feature Description15	Information	0

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2022	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. OPA4H199-SEP DYY Package 14-Pin SOT-23 (14) Top View

Table 5-1. Pin Functions: OPA4H199-SEP

PIN		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
IN1+	3	I	Noninverting input, channel 1				
IN1–	2	I	Inverting input, channel 1				
IN2+	5	I	Noninverting input, channel 2				
IN2–	6	I	Inverting input, channel 2				
IN3+	10	I	Noninverting input, channel 3				
IN3–	9	I	Inverting input, channel 3				
IN4+	12	I	Noninverting input, channel 4				
IN4–	13	I	Inverting input, channel 4				
OUT1	1	0	Output, channel 1				
OUT2	7	0	Output, channel 2				
OUT3	8	0	Output, channel 3				
OUT4	14	0	Output, channel 4				
V+	4		Positive (highest) power supply				
V–	11	_	Negative (lowest) power supply				

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
Supply voltage, V _S = (V+)	– (V–)	0	42	V	
Signal input pins	Common-mode voltage ⁽³⁾	(V–) – 0.5	(V+) + 0.5	V	
	Differential voltage ⁽³⁾		V _S + 0.2	V	
	Current ⁽³⁾	-10	10	mA	
Output short-circuit ⁽²⁾		Continuous			
Operating ambient tempe	ambient temperature, T _A –55 150		°C		
Junction temperature, T _J			150	°C	
Storage temperature, T _{stg}	erature, T _{stg} –65 150			°C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to ground, one amplifier per package. This device has been designed to limit *electrical* damage due to excessive output current, but extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual *thermal* destruction. See the *Thermal Protection* section for more information.

(3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	2.7	40	V
VI	Input voltage range	(V–) – 0.1	(V+) + 0.1	V
T _A	Specified ambient temperature	-55	125	°C

6.4 Thermal Information for Quad Channel

			OPA4H199-SEP	
	THERMAL METRIC ⁽¹⁾	DYY (SOT-23)	UNIT	
			14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance		121.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		53.6	°C/W
R _{θJB}	Junction-to-board thermal resistance		47.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		2.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		47.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

For $V_S = (V+) - (V-) = 2.7$ V to 40 V (±1.35 V to ±20 V) at $T_A = 25^{\circ}$ C, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O UT} = V_S / 2$, unless otherwise noted.

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
OFFSET V	/OLTAGE						
					±125	±895	
V _{OS}	Input offset voltage	$V_{CM} = V_{-}$	T _A =55°C to 125°C			±925	μV
dV _{OS} /dT	Input offset voltage drift		T _A =55°C to 125°C		±0.3		µV/°C
PSRR	Input offset voltage	$V_{CM} = V_{-}, V_{S} = 4 V \text{ to } 40 V$	T - 55°0 to 405°0		±0.3	±1	
PORK	versus power supply	$V_{CM} = V_{-}, V_{S} = 2.7 \text{ V to } 40 \text{ V}^{(2)}$	T _A =55°C to 125°C		±1	±5	μV/V
	Channel separation	f = 0 Hz	•		5		μV/V
INPUT BIA	AS CURRENT						
I _B	Input bias current				±10		pА
I _{OS}	Input offset current				±10		pА
NOISE				· ·			
E _N	Input voltage noise	f = 0.1 Hz to 10 Hz			1.8		μV_{PP}
∟N	Input voltage hoise				0.3		μV_{RMS}
0	Input voltage noise	f = 1 kHz			10.8		nV/√Hz
e _N	density	f = 10 kHz	10 kHz				110/1112
i _N	Input current noise	f = 1 kHz			82		fA/\sqrt{Hz}
INPUT VO	LTAGE RANGE						
V _{CM}	Common-mode voltage range			(V–) – 0.1		(V+) + 0.1	V
		V_{S} = 40 V, (V–) – 0.1 V < V _{CM} < (V+) – 2 V (Main input pair)		107	130		
	Common-mode rejection	$V_{S} = 4 V$, (V–) – 0.1 V < V_{CM} < (V+) – 2 V (Main input pair)		82	100		
CMRR	ratio	$V_{\rm S}$ = 2.7 V, (V–) – 0.1 V < V _{CM} < (V+) – 2 V (Main input pair) ⁽²⁾	- T _A =55°C to 125°C	75	95		dB
		$V_{S} = 2.7 V \text{ to } 40 V, (V+) - 1 V < V_{CM}$ < (V+) + 0.1 V (Aux input pair)			85		
INPUT CA	PACITANCE		1			1	
Z _{ID}	Differential				100 9		MΩ pF
Z _{ICM}	Common-mode				6 1		TΩ pF
OPEN-LO	OP GAIN					1	
		V _S = 40 V, V _{CM} = V–		120	145		
		$(V-) + 0.1 V < V_0 < (V+) - 0.1 V$	T _A =55°C to 125°C		142		
^		V _S = 4 V, V _{CM} = V–		104	130		dB
A _{OL}	Open-loop voltage gain	$(V-) + 0.1 V < V_0 < (V+) - 0.1 V$	T _A =55°C to 125°C		125		uБ
		V _S = 2.7 V, V _{CM} = V–		101	120		
		$V_{\rm S}$ = 2.7 V, $V_{\rm CM}$ = V– (V–) + 0.1 V < V _O < (V+) – 0.1 V ⁽²⁾	T _A =55°C to 125°C		118		



6.5 Electrical Characteristics (continued)

For $V_S = (V_+) - (V_-) = 2.7 \text{ V}$ to 40 V (±1.35 V to ±20 V) at $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O \ UT} = V_S / 2$, unless otherwise noted.


	PARAMETER	TEST CONDI	TIONS	MIN	ТҮР	MAX	UNIT
FREQUEN	ICY RESPONSE		· · · · · ·				
GBW	Gain-bandwidth product				4.5		MHz
SR	Slew rate	V _S = 40 V, G = +1, C _L = 20 pF			21		V/µs
		To 0.01%, V_{S} = 40 V, V_{STEP} = 10 V , 0	G = +1, C _L = 20 pF		2.5		
	Cattling time	To 0.01%, V_S = 40 V, V_{STEP} = 2 V , G	= +1, C _L = 20 pF		1.5		
t _S	Settling time	To 0.1%, V_S = 40 V, V_{STEP} = 10 V , G	= +1, C _L = 20 pF		2		μs
		To 0.1%, V_S = 40 V, V_{STEP} = 2 V , G =	= +1, C _L = 20 pF		1		
	Phase margin	G = +1, R_L = 10 k Ω , C_L = 20 pF			60		٥
	Overload recovery time	V _{IN} × gain > V _S			400		ns
THD+N	Total harmonic distortion + noise ⁽¹⁾	V _S = 40 V, V _O = 3 V _{RMS} , G = 1, f = 1 H	кНz	0.0	0021%		
OUTPUT	1					I	
			$V_{\rm S}$ = 40 V, R _L = no load ⁽²⁾		5	10	
			V _S = 40 V, R _L = 10 kΩ		50	70	
	Voltage output swing	Positive and negative rail headroom	$V_{\rm S}$ = 40 V, R _L = 2 k Ω		300	350	mV
	from rail	Positive and negative rail neadroom	$V_{\rm S}$ = 2.7 V, R _L = no load ⁽²⁾		1	6	mv
			$V_{\rm S}$ = 2.7 V, R _L = 10 k Ω		5	12	
			$V_{\rm S}$ = 2.7 V, R _L = 2 k Ω		25	40	
I _{SC}	Short-circuit current				±75		mA
C _{LOAD}	Capacitive load drive				1000		pF
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A			525		Ω
POWER S	UPPLY					·	
	Quiescent current per	$V_{CM} = V_{-}, I_{O} = 0 A$			560	685	
l _Q	amplifier	$v_{CM} - v_{-}, v_{O} - v_{A}$	T _A =55°C to 125°C			750	μA

(1) Third-order filter; bandwidth = 80 kHz at -3 dB.

(2) Specified by characterization only.




6.6 Typical Characteristics



at $T_A = 25^{\circ}C$, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)




at $T_A = 25^{\circ}$ C, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)






at T_A = 25°C, V_S = ±20 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 10 pF (unless otherwise noted)






at T_A = 25°C, V_S = ±20 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 10 pF (unless otherwise noted)






at $T_A = 25^{\circ}C$, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)






at $T_A = 25^{\circ}$ C, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)





at T_A = 25°C, V_S = ±20 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 10 pF (unless otherwise noted)





7 Detailed Description


7.1 Overview

The OPA4H199-SEP is a new 40-V general purpose operational amplifier.

This device offers excellent DC precision and AC performance, including rail-to-rail input/output, low offset (±125 μ V, typ), low offset drift (±0.3 μ V/°C, typ), and 4.5-MHz bandwidth.

Unique features, such as differential and common-mode input-voltage range to the supply rail, high output current (\pm 75 mA) and high slew rate (21 V/µs), make the OPA4H199-SEP a robust, high-performance operational amplifier for high-voltage space applications.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Protection Circuitry

The OPA4H199-SEP uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. Figure 7-1 shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in Figure 7-2. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.




Figure 7-1. OPA4H199-SEP Input Protection Does Not Limit Differential Input Capability




Figure 7-2. Back-to-Back Diodes Create Settling Issues

The OPA4H199-SEP provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an excellent choice as op amp for multichannel, high-switched, input applications. The OPA4H199-SEP tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40 V, making the device good for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; see the TI TechNote *MUX-Friendly Precision Operational Amplifiers* for more information.

7.3.2 EMI Rejection

The OPA4H199-SEP uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4H199-SEP benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 7-3 shows the results of this testing on the OPA4H199-SEP. Table 7-1 shows the EMIRR IN+ values for the OPA4H199-SEP at particular frequencies commonly encountered in real-world applications. The



EMI Rejection Ratio of Operational Amplifiers application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




Figure 7-3. EMIRR Testing

Table 7-1. OPA4H199-SEP EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	73.2 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	82.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	89.7 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth [®] , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	93.9 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	95.7 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	98.0 dB



7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPA4H199-SEP is 150°C. Exceeding this temperature causes damage to the device. The OPA4H199-SEP has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. Figure 7-4 shows an application example for the OPA4H199-SEP that has significant self heating because of the power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature can reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. Figure 7-4 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L. If the condition that caused excessive power dissipation is not removed, then the amplifier can oscillate between a shutdown and enabled state until the output fault is corrected.




Figure 7-4. Thermal Protection


If the device continues to operate at high junction temperatures with high output power over a long period of time, regardless if the device is or is not entering thermal shutdown, the thermal dissipation of the device can slowly degrade performance of the device and eventually cause catastrophic destruction. Designers must be careful to limit output power of the device at high temperatures, or control ambient and junction temperatures under high output power conditions.

7.3.4 Capacitive Load and Stability

The OPA4H199-SEP features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 7-5 and Figure 7-6. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier can be stable in operation.

OPA4H199-SEP SBOSA90 – NOVEMBER 2022





For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor, R_{ISO} , in series with the output, as shown in Figure 7-7. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L , and is generally negligible at low output levels. A high capacitive load drive makes the OPA4H199-SEP an excellent choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 7-7 uses an isolation resistor, R_{ISO} , to stabilize the output of an op amp. R_{ISO} modifies the open-loop gain of the system for increased phase margin.




Figure 7-7. Extending Capacitive Load Drive With the OPA4H199-SEP



7.3.5 Common-Mode Voltage Range

The OPA4H199-SEP is a 40-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in Figure 7-8. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1 V to 100 mV above the positive supply. The P-channel pair is active for input strong from 100 mV below the negative supply to approximately (V+) - 2 V. There is a small transition region, typically (V+) - 2 V to (V+) - 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance can be degraded compared to operation outside this region.

Figure 6-5 shows this transition region for a typical device in terms of input voltage offset in more detail.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




Figure 7-8. Rail-to-Rail Input Stage

7.3.6 Phase Reversal Protection

The OPA4H199-SEP family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4H199-SEP is a rail-to-rail input op amp; therefore, the common-mode range can extend beyond the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in Figure 7-9. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.






Figure 7-9. No Phase Reversal

7.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. Figure 7-10 shows an illustration of the ESD circuits contained in the OPA4H199-SEP (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.






Figure 7-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.



7.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPA4H199-SEP is approximately 400 ns.

7.3.9 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the proper value, like an input offset voltage of the amplifier. These deviations often follow *Gaussian* (bell curve), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in *Section* 6.5.




Figure 7-11. Ideal Gaussian Distribution

Figure 7-11 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of the Section 6.5 are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPA4H199-SEP, the typical input voltage offset is 125 μ V, so 68.2% of all OPA4H199-SEP devices are expected to have an offset from –125 μ V to 125 μ V. At 4 σ (±500 μ V), 99.9937% of the distribution has an offset voltage



less than ±500 μ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

TI verifes specifications with a value in the minimum or maximum column, and units outside these limits are removed from production material. For example, the OPA4H199-SEP family has a maximum offset voltage of 895 μ V at 25°C, and even though this corresponds to more than 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI specifies that any unit with larger offset than 895 μ V is removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6- σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guardband to design a system around. In this case, the OPA4H199-SEP family does not have a maximum or minimum for offset voltage drift, but based on Figure 6-2 and the typical value of 0.3 μ V/°C in the *Section 6.5*, the calcuation results in a 6- σ value for offset voltage drift is about 1.8 μ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, the performance of a device is not verified. This information must be used only to estimate the performance of a device.

7.4 Device Functional Modes

The OPA4H199-SEP has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V (\pm 1.35 V). The maximum power supply voltage for the OPA4H199-SEP is 40 V (\pm 20 V).



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


8.1 Application Information

The OPA4H199-SEP family offers excellent DC precision and AC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 4.5-MHz bandwidth and high output drive. These features make the OPA4H199-SEP a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 Low-Side Current Measurement

Figure 8-1 shows the OPA4H199-SEP configured in a low-side current sensing application. For a full analysis of the circuit shown in Figure 8-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.





8.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV



8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in Figure 8-1 is given in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT} MAX}{I_{LOAD} MAX} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega$$
(2)

Using Equation 2, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the OPA4H199-SEP to produce an output voltage of 0 V to 4.9 V. The gain needed by the OPA4H199-SEP to produce the necessary output voltage is calculated using Equation 3.

$$Gain = \frac{(V_{OUT_MAX} - V_{OUT_{MIN}})}{(V_{IN_MAX} - V_{IN_MIN})}$$
(3)

Using Equation 3, the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G . Equation 4 is used to size the resistors, R_F and R_G , to set the gain of the OPA4H199-SEP to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

Choosing R_F as 360 k Ω , R_G is calculated to be 7.5 k Ω . R_F and R_G were chosen as 360 k Ω and 7.5 k Ω because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. Figure 8-2 shows the measured transfer function of the circuit shown in Figure 8-1.

8.2.1.3 Application Curve




Figure 8-2. Low-Side, Current-Sense, Transfer Function



8.3 Power Supply Recommendations

The OPA4H199-SEP is specified for operation from 2.7 V to 40 V (\pm 1.35 V to \pm 40 V); many specifications apply from –55°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see Section 6.1.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to *Layout*.

8.4 Layout


8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed
 to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 8-4, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



8.4.2 Layout Example








Figure 8-4. Operational Amplifier Board Layout for Noninverting Configuration



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 TINA-TI[™] (Free Software Download)

TINA[™] is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Analog Engineer's Circuit Cookbook: Amplifiers solution guide.

Texas Instruments, AN31 Amplifier Circuit Collection application note.

Texas Instruments, MUX-Friendly Precision Operational Amplifiers application brief.

Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report.

Texas Instruments, Op Amps With Complementary-Pair Input Stages application note.

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TINA-TI[™] is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA[™] and DesignSoft[™] are trademarks of DesignSoft, Inc.

TI E2E[™] is a trademark of Texas Instruments.

Bluetooth[®] is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.



9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4H199MDYYTSEP	ACTIVE	SOT-23-THIN	DYY	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	4H199SEP	Samples
V62/21615-02XE	ACTIVE	SOT-23-THIN	DYY	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		4H199SEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Apr-2024



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4H199MDYYTSEP	SOT-23- THIN	DYY	14	250	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Dec-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4H199MDYYTSEP	SOT-23-THIN	DYY	14	250	336.6	336.6	31.8

DYY0014A

PACKAGE OUTLINE SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



DYY0014A

EXAMPLE BOARD LAYOUT SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DYY0014A

EXAMPLE STENCIL DESIGN SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated