







TAA5242 Low-power High-performance stereo audio ADC with 118dB dynamic range

1 Features

ADC Channel

Texas

INSTRUMENTS

- Stereo High Performance ADC
- Performance:
 - Line differential input dynamic range: 118 dB
 - Mic differential input dynamic range: 118 dB
 - THD+N: -95 dB
- Input voltage:
 - Differential, 2-V_{RMS} full-scale inputs
 - Single-ended, 1-V_{RMS} full-scale inputs
- Input Mix/Mux options
- Sample rate $(f_S) = 8 \text{ kHz to } 768 \text{ kHz}$
- Programmable microphone bias (Up to 3V)
- **Common Features**
 - Configurable HPF
 - Pin Control
 - Audio Serial Interface
 - Format: TDM, I²S or Left Justified
 - Word Length: 16,20,24 or 32 Bits
 - Programmable PLL for Flexible Clocking
 - Low Power Modes
 - TBD mW for Record
 - Single Supply Operation: 1.8V or 3.3V
 - I/O Supply Operation: 1.2V or 1.8V or 3.3V
 - Temperature grade 1: $-40^{\circ}C \le T_A \le +125^{\circ}C$

2 Applications


- Land Mobile Radio
- **IP Network Camera**
- **IP** Telephone
- Video Conference System
- Professional audio mixer/control surface

jitter phase-locked loop (PLL), a configurable highpass filter (HPF), and allows for sample rates up to 768 kHz. The TAA5242 supports time-division multiplexing (TDM), I²S, or left-justified (LJ) audio formats, and can be controlled with Pin control. These integrated high-performance features, along with a single supply operation, make TAA5242 an excellent choice for space-constrained audio applications.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TAA5242	WQFN (28)	4mm x 4mm with
		0.5mm Pitch

(1)For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Block Diagram

ADVANCE INFORMATION

3 Description

The TAA5242 is a high performance Stereo ADC with 2V_{RMS} differential Input, 118dB ADC . The TAA5242 supports both differential and Single Ended input. Device supports both Microphone and Line In input with AC and DC coupling options on ADC Channel. The TAA5242 integrates digital volume control, a low-





Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions5
6.4 Thermal Information6
6.5 Electrical Characteristics6
6.6 Timing Requirements: TDM, I ² S or LJ Interface8
6.7 Switching Characteristics: TDM, I ² S or LJ
Interface
7 Parameter Measurement Information10
8 Detailed Description11
8.1 Overview

	8.2 Functional Block Diagram	11
	8.3 Feature Description.	.11
	8.4 Device Functional Modes	.14
9	Application and Implementation	16
	9.1 Application Information	16
	9.2 Typical Application	
1	0 Power Supply Recommendations	
1	1 Device and Documentation Support	19
	11.1 Documentation Support	19
	11.2 Receiving Notification of Documentation Updates	19
	11.3 Support Resources	19
	11.4 Trademarks	19
	11.5 Electrostatic Discharge Caution	19
	11.6 Glossary	19
1:	2 Mechanical, Packaging, and Orderable	
	Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
January 2022	*	Initial Release



5 Pin Configuration and Functions






Table 5-1. Pin Functions

PIN	I	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.		DESCRIPTION	
VSS	A1	Ground	Short directly to board Ground Plane.	
DREG	1	Digital Supply	Digital on-chip regulator output voltage for digital supply (1.5 V, nominal)	
BCLK	2	Digital I/O	Audio serial data interface bus bit clock	
FSYNC	3	Digital I/O	Audio serial data interface bus frame synchronization signal	
DOUT	4	Digital Output	Audio serial data interface bus output	
MD6	5 Digita		TDM Mode: MD6= DAISY_DIN	
		Input	I2S/LJ Mode: MD6=0: Stereo ADC Enabled; MD6=1: Mono Channel 1	
IOVDD	6	Digital Supply	Digital I/O power supply (1.8 V or 3.3 V, nominal)	
VSS	A2	Ground	Short directly to board Ground Plane.	
MD1	Digital		Controller Mode: Frame Rate and BCLK frequency selection	
ו שואו	7	Input	Target Mode: AVDD Supply and Word Length selection	
MD2	8	Digital	Controller Mode: Frame Rate and BCLK frequency selection	
WIDZ	0	Input	Target Mode: AVDD Supply and Word Length selection	
MD3	9	Digital	Controller Mode: Controller Clock Input	
		Input	Target Mode: Digital HPF and Data Slot selection	
MD4	10	Digital Input	ADC mode selection	
GPO	11	Digital Output	Interrupt Output	

ADVANCE INFORMATION

Copyright © 2023 Texas Instruments Incorporated



Table 5-1. Pin Functions (continued)

PIN			DECODIDION
NAME	NO.		DESCRIPTION
MD5	12	Digital Input	ADC mode selection
VSS	A3	Ground	Short directly to board Ground Plane.
MD0	13	Analog Input	Multi-Level Analog input for Controller/Target and I ² S/TDM/LJ selection
MICBIAS	14	Analog	MICBIAS Output (Porgrammable output upto 11V)
IN1P	15	Analog Input	Analog Input 1P Pin
IN1M	16	Analog Input	Analog Input 1M Pin
IN2P	17	Analog Input	Analog Input 2P Pin
IN2M	18	Analog Input	Analo Input 2M Pin
VSS	A4	Ground	Short directly to board Ground Plane.
OUT1M	19	Analog Output	Analog Output 1M Pin
OUT1P	20	Analog Output	Analog Output 1P Pin
OUT2P	21	Analog Output	Analog Output 2P Pin
OUT2M	22	Analog Output	Analog Output 2M Pin
AVDD	23	Analog Supply	Analog power (3.3 V, nominal)
VREF	24	Analog	Analog reference voltage filter output

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

6 Specifications

6.1 Absolute Maximum Ratings

over the operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	AVDD to AVSS	-0.3	3.9	V
Supply voltage	IOVDD to VSS (thermal pad)	-0.3	3.9	V
Ground voltage differences	AVSS to VSS (thermal pad)	-0.3	0.3	V
Analog input voltage	Analog input pins voltage to AVSS	-0.3	5.656	V
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	-0.3	IOVDD + 0.3	V
	Functional ambient, T _A	-55	125	
Temperature	Operating ambient, T _A	-40	125	°C
	Junction, T _J	-40	150	C
	Storage, T _{stg}	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V _{(ES}	SD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _{(ES}	SD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
POWER				I	
AVDD ⁽¹⁾	Analog supply voltage to AVSS AVDD-3.3V Operation	3.0	3.3	3.6	V
AVDD ⁽¹⁾	Analog supply voltage to AVSS - AVDD 1.8V operation	1.65	1.8	1.95	V
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 3.3-V operation	3.0	3.3	3.6	V
	IO supply voltage to VSS (thermal pad) - IOVDD 1.8-V operation	1.65	1.8	.8 1.95	v
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 1.2-V operation	1.08	1.2	1.32	V
INPUTS					
INxx	Analog input pins voltage to AVSS for line-in recording	0		AVDD	V
INxx	Analog input pins voltage to AVSS for microphone recording	0.1	Ν	MICBIAS – 0.1	V
	Digital input pins voltage to VSS (thermal pad)	0		IOVDD	V
MD0	MD0 pin w.r.t AVSS	0		AVDD	V
TEMPERA	TURE				
T _A	Operating ambient temperature	-40		125	°C



		MIN	NOM	MAX	UNIT
OTHERS					
	MD3 used as MCLK input clock frequency			36.864 ⁽²⁾	MHz
CL	Digital output load capacitance		20	50	pF

(1) AVSS and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2 V.

6.4 Thermal Information

		TAA5242	
	THERMAL METRIC ⁽¹⁾	RGE (WQFN)	UNIT
		28 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	26.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.9	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	15.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	13.8	°C/W

(1) For more information about traditional and new thermal metrics, see the spra953 application report.

6.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C, AVDD = 3.3 V, IOVDD = 3.3 V, $f_{IN} = 1$ -kHz sinusoidal signal, $f_S = 48$ kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
ADC PE	RFORMANCE FOR INPUT	RECORDING				
	Differential input full- scale AC signal voltage	AC-coupled input		2		V _{RMS}
	Single-ended input full- scale AC signal voltage	AC-coupled input		1		V _{RMS}
SNR	Signal-to-noise ratio, A- weighted ⁽¹⁾ ⁽²⁾	IN1 differential AC-coupled input selected and AC signal shorted to ground, 0-dB channel gain		118		dB
SNR	Signal-to-noise ratio, A- weighted ⁽¹⁾ ⁽²⁾	IN1 differential DC-coupled input selected and AC signal shorted to ground, 0-dB channel gain, Device in Hign Common Mode Tolerance Mode		110		dB
	Signal-to-noise ratio, A- weighted ^{(1) (2)}	1.8V AVDD Operation:IN1 differential AC-coupled input selected and AC signal shorted to ground, 0-dB channel gain		110		-ID
SNR		1.8V AVDD Operation:IN1 differential DC-coupled input selected and AC signal shorted to ground, 0-dB channel gain		104		dB
DR	Dynamic range, A-	IN1 differential AC-coupled input selected and – 60-dB full-scale AC signal input, 0-dB channel gain		118		dB
DK	weighted ⁽²⁾	IN1 differential DC-coupled input selected and – 60-dB full-scale AC signal input, 0-dB channel gain		110		uБ
	Dynamic range, A- weighted ⁽²⁾	1.8V AVDD Operation: IN1 differential AC- coupled input selected and –60-dB full-scale AC signal input, 0-dB channel gain	106	110		dB
DR		1.8V AVDD Operation: IN1 differential DC- coupled input selected and –60-dB full-scale AC signal input, 0-dB channel gain		104		UD

⁽²⁾ MCLK input rise time (V_{IL} to V_{IH}) and fall time (V_{IH} to V_{IL}) must be less than 5 ns. For better audio noise performance, MCLK input must be used with low jitter.



at T _A = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, f_{IN} = 1-kHz sinusoidal signal, f_S = 48 kHz, 32-bit audio data, BCLK = 256 × f_S ,
TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
THD+N	Total harmonic	IN1 differential AC-coupled input selected and – 1-dB full-scale AC signal input, 0-dB channel ga		-95	TBD	dB
INUTIN	distortion ⁽²⁾	IN1 differential DC-coupled input selected and – 1-dB full-scale AC signal input, 0-dB channel ga		-95		uБ
ADC OTH	IER PARAMETERS					
	Input impedance	Differential input, between INxP and INxM, $5k\Omega$ Mode		5.5		kΩ
	Input impedance	Single-ended input, between INxP and INxM, 5k Mode	Ω	2.75		kΩ
	Offset	Shorted Input.		TBD		mV
	Digital volume control range	Programmable 0.5-dB steps	-80		47	dB
	Input Signal Bandwidth	Upto 192KSPS FS Rate		0.46		FS
	Input Signal Bandwidth	>192KSPS		90		kHz
	Output data sample rate	Programmable	3.675		768	kHz
	Output data sample word length	Programmable	16		32	Bits
	Digital high-pass filter cutoff frequency	First-order IIR filter		2		Hz
	Interchannel isolation	 –1-dB full-scale AC signal line-in input to non measurement channel 		-134		dB
	Interchannel gain mismatch	–6-dB full-scale AC signal line-in input, 0-dB channel gain		0.1		dB
	Interchannel phase mismatch	1-kHz sinusoidal signal		0.01		Degrees
PSRR	Power-supply rejection ratio	100-mV _{PP} , 1-kHz sinusoidal signal on AVDD, differential input selected, 0-dB channel gain		92		dB
MICROPH	IONE BIAS		·			
	MICBIAS noise	BW = 20 Hz to 20 kHz, A-weighted, 1-µF capacitor between MICBIAS and AVSS		2		μV _{RMS}
	MICBIAS voltage	AVDD=1.8V		1.375		V
	MICBIAS voltage	AVDD=3.3V		2.75		V
DIGITAL I	I/O	· · · ·				
VIL	Low-level digital input	All digital pins, IOVDD 1.8-V operation	-0.3		0.35 × IOVDD	V
	logic voltage threshold	All digital pins, IOVDD 3.3-V operation	-0.3		0.8	
	High-level digital input	All digital pins, IOVDD 1.8-V operation	0.65 × IOVDD		IOVDD + 0.3	V
V _{IH}	logic voltage threshold	All digital pins, IOVDD 3.3-V operation	2		IOVDD + 0.3	v
	Low-level digital output	All digital pins, I _{OL} = –2 mA, IOVDD 1.8-V operation			0.45	v
V _{OL}	voltage	All digital pins, I _{OL} = –2 mA, IOVDD 3.3-V operation			0.4	v
	High-level digital output	All digital pins, I _{OH} = 2 mA, IOVDD 1.8-V operation	IOVDD - 0.45			V
V _{OH}	voltage	All digital pins, I _{OH} = 2 mA, IOVDD 3.3-V operation	2.4			v
IIL	Input logic-low leakage for digital inputs	All digital pins, input = 0 V	-5	0.1	5	μA



at $T_A = 25^{\circ}C$, AVDD = 3.3 V, IOVDD = 3.3 V, $f_{IN} = 1$ -kHz sinusoidal signal, $f_S = 48$ kHz, 32-bit audio data, BCLK = 256 × f_S ,
TDM target mode and PLL on (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
I _{IH}	Input logic-high leakage for digital inputs	All digital pins, input = IOVDD	-5	0.1	5	μA
C _{IN}	Input capacitance for digital inputs	All digital pins		5		pF
TYPICAL	SUPPLY CURRENT CONS	UMPTION				
I _{AVDD}	Current consumption in			TBD		
I _{IOVDD}	sleep mode (software shutdown mode)	All device external clocks stopped		1		μA
I _{AVDD}	Current consumption			TBD		
I _{IOVDD}	when MICBIAS ON, MICBIAS voltage 10 V, 30 mA load, ADC off	$f_{\rm S}$ = 48 kHz, BCLK = 256 × $f_{\rm S}$		0.01		mA
I _{AVDD}	Current consumption			TBD		
I _{IOVDD}	with ADC 2-channel operation at f _S 16-kHz, MICBIAS off, PLL on, BCLK = 512 × f _S			0.1		mA
I _{AVDD}	Current consumption			TBD		
I _{IOVDD}	with ADC 2-channel operation at f _S 48-kHz, MICBIAS on, PLL off, BCLK = 512 × f _S			0.1		mA

(1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter can result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, can affect dynamic specification values.

6.6 Timing Requirements: TDM, I²S or LJ Interface

at T_A = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see for timing diagram

			MIN	NOM MAX	UNIT
t _(BCLK)	BCLK period	BCLK period			ns
t _{H(BCLK)}	BCLK high pulse duration ⁽¹⁾	BCLK high pulse duration ⁽¹⁾			ns
t _{L(BCLK)}	BCLK low pulse duration ⁽¹⁾		18		ns
t _{SU(FSYNC)}	FSYNC setup time	FSYNC setup time			ns
t _{HLD(FSYNC)}	FSYNC hold time	FSYNC hold time			ns
t _{r(BCLK)}	BCLK rise time	10% - 90% rise time		10	ns
t _{f(BCLK)}	BCLK fall time	90% - 10% fall time		10	ns

(1) The BCLK minimum high or low pulse duration must be higher than 25 ns (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

6.7 Switching Characteristics: TDM, I²S or LJ Interface

at T_A = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see TBD for timing diagram

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	BCLK to SDOUT delay	50% of BCLK to 50% of SDOUT, IOVDD = 1.8 V			18	ns
^L d(SDOUT-BCLK)	BOLK to SDOOT delay	50% of BCLK to 50% of SDOUT, IOVDD = 3.3 V			14	115
+	FSYNC to SDOUT delay in TDM or LJ mode (for MSB data with	50% of FSYNC to 50% of SDOUT, IOVDD = 1.8 V			18	ns
td(SDOUT-FSYNC)	TX_OFFSET = 0)	50% of FSYNC to 50% of SDOUT, IOVDD = 3.3 V			14	115

at T_A = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see TBD for timing diagram

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(BCLK)	BCLK output clock frequency; master mode ⁽¹⁾				24.576	MHz
+	BCLK high pulse duration; master	IOVDD = 1.8 V	14			20
t _{H(BCLK)}	mode	IOVDD = 3.3 V	14			ns
	BCLK low pulse duration; master	IOVDD = 1.8 V	14			22
t _{L(BCLK)}	mode	IOVDD = 3.3 V	14			ns
•	BCLK to FSYNC delay; master	50% of BCLK to 50% of FSYNC, IOVDD = 1.8 V			18	22
t _{d(FSYNC)}	mode	50% of BCLK to 50% of FSYNC, IOVDD = 3.3 V			14	ns
•	DCI // riss time: moster mode	10% - 90% rise time, IOVDD = 1.8 V			10	20
t _{r(BCLK)}	BCLK rise time; master mode	10% - 90% rise time, IOVDD = 3.3 V			10	ns
+	PCI K fall time: meeter mede	90% - 10% fall time, IOVDD = 1.8 V			8	20
t _{f(BCLK)}	BCLK fall time; master mode	90% - 10% fall time, IOVDD = 3.3 V			8	ns

(1) The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.



7 Parameter Measurement Information



8 Detailed Description

8.1 Overview

The TAA5242 is from a scalable family of devices. As part of the extended family of devices, the TAA5242 consists of a high-performance, low-power, flexible, mono/stereo, audio analog-to-digital converter (ADC). This device is intended for applications such as ruggedized communication equipment, IP network camera, Professional Audio and multimedia applications. The high dynamic range of this device enables far-field audio recording with high fidelity. This device integrates a host of features that reduce cost, board space, and power consumption in space-constrained system designs. Package, performance, and compatible configuration registers across extended family make this device well suited for scalable system designs.

The TAA5242 consists of the following blocks:

- 2-channel, multibit, high-performance delta-sigma (ΔΣ) ADCs
- · Configurable single-ended or differential audio inputs with 2Vrms signal swing
- Low-noise microphone bias output
- Decimation filters with linear-phase
- High-pass filter (HPF)
- Integrated low-jitter, phase-locked loop (PLL) supporting a wide range of system clocks
- Integrated digital and analog voltage regulators to support single-supply operation

The device supports a highly flexible audio serial interface [time-division multiplexing (TDM), I²S, or left-justified (LJ)] to transmit audio data seamlessly in the system across devices.

8.2 Functional Block Diagram




Figure 8-1. Functional Block Diagram

8.3 Feature Description



8.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system. The MD0 to MD6 pins allow the device to be controlled by either pullup or pulldown resistors.

8.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the TAA5242 on the digital audio serial interface (ASI), or audio bus. This highly flexible ASI bus includes a TDM mode for multichannel operation, support for the I²S and LJF, and the pin-selectable controller-target configurability for bus clock lines.

The device supports an audio bus controller or target mode of operation using the hardware pin MD0. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. Table 8-1 shows the master and slave mode selection using the MD0 pin.

Table 8-1 Controller and Target Mode Selection

MD0	CONTROLLER AND TARGET SELECTION				
Short to Ground	Target I2S Mode				
Short to Ground with 4.7K Ohms	Target TDM Mode				
Short to AVDD	Controller I2S Mode				
Short to AVDD with 4.7K Ohms	Controller TDM Mode				
Short to AVDD with 22K Ohms	Target LJ Mode				

The word length for audio serial interface (ASI) in TAA5242 can be selected through MD1 and MD2 Pins in target mode of operation. In controller mode, fixed word length of 32 bits is supported. The TAA5242 also supports 1.8V AVDD operation in target mode with 32 bit word length. Table 8-2 shows the configuration table for setting word length and AVDD supply voltage

MD1	MD1 MD2 CONTROLLER AND TARGET SELECTION					
		CONTROLLER AND TARGET SELECTION				
Low	Low	Word Length=32				
		AVDD=3.3V				
Low	High	Word Length=32				
		AVDD=1.8V				
High	Low	Word Length=24				
		AVDD=3.3V				
High	High	Word Length=16				
		AVDD=3.3V				

Table 8-2. Word Length and Supply Mode Selection

The TAA5242 offers daisy chain configuration for target TDM mode of operation. This can be selected through MD3 pin when MD0 is configured in target TDM mode. In this mode, MD6 can be used as Daisy chain data input. Table 8-3 shows the daisy chain configuration in Target TDM mode of operation based on MD3 pin.


Table 8-3. Daisy Chain Selection for Target TDM Mode	Table 8-3. Dais	y Chain	Selection	for Ta	arget 1	FDM Mode
--	-----------------	---------	-----------	--------	---------	-----------------

MD3	Daisy Chain
Low	Disable
High	Enable



8.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit (except the MSB of slot 0 when TX_OFFSET equals 0) is transmitted on the rising edge of BCLK. Figure 8-2 and Figure 8-3 show the protocol timing for TDM operation with various configurations.








Figure 8-3. TDM Mode Protocol Timing (MD0 shorted to AVDD with 4.7K Ohms) In Controller Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels times the 32-bits word length of the output channel data. The device transmits a zero data value on SDOUT for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

8.3.2.2 Inter IC Sound (I²S) Interface

The standard I²S protocol is defined for only two channels: left and right. In I²S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In master mode, FSYNC is transmitted on the rising edge of BCLK. Figure 8-4 and Figure 8-5 show the protocol timing for I²S operation in slave and master mode of operation.




Figure 8-4. I²S Mode Protocol Timing (MD0 shorted to ground) in Target Mode






Figure 8-5. I²S Protocol Timing (MD0 shorted to AVDD) In Controller Mode

For proper operation of the audio bus in I²S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the 32-bits word length of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active left slots times the 32-bits data word length. Similarly, the FSYNC high pulse must be a number of BCLK cycles wide that is greater than or equal to the number of BCLK cycles wide that is greater than or equal to the number of BCLK cycles wide that is greater than or equal to the number of active right slots times the 32-bits data word length. The device transmit zero data value on SDOUT for the extra unused bit clock cycles.

8.3.3 Analog Input Configurations

The device supports simultaneous recording of up to two channels using the high-performance stereo ADC. The device consists of two pairs of analog input pins (INxP and INxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for the analog pins can be from electret condenser analog microphones, micro electrical-mechanical system (MEMS) analog microphones, or line-in (auxiliary) inputs from the system board.

The voice or audio signal inputs can be capacitively coupled (AC-coupled) or DC-coupled to the device. For best distortion performance, use of low-voltage coefficient capacitors for AC-coupling is recommended. The typical input impedance for the TAA5242 is 5 k Ω for the INxP or INxM pins. The value of the coupling capacitor in AC-coupled mode must be chosen so that the high-pass filter formed by the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can begin, this coupling capacitor must be charged up to the common-mode voltage at power-up. To enable quick charging, the device has a quick charge scheme to speed up the charging of the coupling capacitor at power-up. Quick-charge time for the device is configured using MD3 pin along with digital HPF.

Table 8-4 shows the analog input configuration modes available with MD4 and MD5 configuration

MD4	MD5	ANALOG INPUT CONFIGURATION
Low	Low	Differential input; AC-Coupled only
Low	High	Differential input; AC or DC-Coupled
High	Low	Single Ended Input on INxP
High	High	Differential input; AC or DC-Coupled; Low Power Mode

Table 8-4	Analog	Input	Configurations
	Analog	mpuι	configurations

8.3.4 Reference Voltage

All audio data converters require a DC reference voltage. The TAA5242 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum 1- μ F capacitor connected from the VREF pin to analog ground (VSS). The value of this reference voltage, VREF, is set to 2.75 V(for 3.3V AVDD) or 1.375V(for 1.8V AVDD), which in turn supports a 2-V_{RMS} differential full-scale input and 2-V_{RMS} differential full-scale output to the device. Do not connect any external load to a VREF pin.

8.4 Device Functional Modes

ADVANCE INFORMATION



8.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. Configure all hardware control pins (MD0, MD1, MD2, MD3, MD4, MD5 and MD6) for the device desired mode of operation before enabling clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all ADC channels and starts transmitting and playing data over the audio serial interface. If the clocks are stopped, then the device auto powers down the ADC channels.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TAA5242 is a stereo, high-performance audio ADC that supports sample rates of up to 192 kHz. The device can be configured by controlling the Pins MD0 to MD6 and can support 1.8/3.3V AVDD along with flexible Digital interfaces of I2S/TDM/LJF. The device supports stereo high dynamic range ADC with differential and single ended input capabilities.

9.2 Typical Application

9.2.1 Application

Figure 9-1 shows a typical configuration of the TAA5242 for an application using two channel MEMS microphone in AC coupled mode with an I²S target audio data target interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.




Figure 9-1. Stereo MEMS Microphone Block Diagram

9.2.2 Design Requirements

Table 9-1 lists the design parameters for this application.



Table 9-1. Design Parameters							
PARAMETER	VALUE						
AVDD	3.3 V						
IOVDD	1.2 V or 1.8 V or 3.3 V						
AVDD supply current consumption	TBD						
IOVDD supply current consumption	TBD						
Maximum MICBIAS current	5 mA						

9.2.3 Detailed Design Procedure

This section describes the necessary steps to configure the TAA5242 for this specific application.

- 1. Apply power to the device:
 - a. Power up the IOVDD and AVDD power supplies
 - b. Wait for at least 1ms to allow the device to initialize the internal registers.
 - c. The device now goes into sleep mode (low-power mode < 10 μ A)
- 2. Configure the Mode Pins as per the system requirements:
 - a. Select the ASI Mode by pulling up to AVDD or down to VSS; MD0 Pin. MD0 should be grounded for this use case.
 - b. Pull Up to IOVDD or Pull down to VSS on MD1 to MD6 Pin as per the reuqired configuration. All the Pins are grounded for this use case.
- 3. Applying the ASI Clocks will wake up the device (BCLK and FSYNC)
- 4. To put the device back in sleep mode, Stop the clocks:
 - a. Wait at least 100 ms to allow the device to complete the shutdown sequence
 - b. Change the Mode configuration by changing MD0 to MD5 as per requirement
- 5. Repeat step 3 and step 4 as required for mode transitions



10 Power Supply Recommendations

The power-supply sequence between the IOVDD and AVDD rails can be applied in any order. However, after all Mode pins are stable, then only initiate the clocks to initialize the device.

For the supply power-up requirement, t_1 , t_2 and t_3 must be at least 2 ms to allow the device to initialize the internal registers. See the *Section 8.4* section for details on how the device operates in various modes after the device power supplies are settled to the recommended operating voltage levels. For the supply power-down requirement, t_4 , t_5 and t_6 must be at least 10 ms. This timing (as shown in Figure 10-1) allows the device to ramp down the volume on the record data, power down the analog and digital blocks, and put the device into low power mode.




Figure 10-1. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than 0.1V/µs and that the wait time between a power-down and a power-up event is at least 100 ms.

The TAA5242 supports a single AVDD supply operation by integrating an on-chip digital regulator, DREG, and an analog regulator, AREG.



11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Documentation Support

11.1.1 Related Documentation

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing This drawing is subject to change without notice.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

RGE0024W

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTER (continued)

 This package is designed to be achieved to number 81.04271 (seew:Linux/Kishu271).
 Yum are optimal depending on application. d. For more inform a instrum e Te

at. If any view is in spellastic, where to device down a second or to ideal that vice under paste be liket, plaqued or to a shaan to their io e. It is no on this vi 100






EXAMPLE STENCIL DESIGN

RGE0024W

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTER: (continued)

 Loser outing apartame with trapazolici wells and rounded corners may offer better pasts relevant. PC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTAA5242IRGER	ACTIVE	VQFN	RGE	24	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated