

Technical documentation



Support & training

TMUX7219-Q1

SCDS438A - JANUARY 2021 - REVISED JUNE 2021

TMUX7219-Q1 44-V, Latch-Up Immune, 2:1 (SPDT) Precision Switch with 1.8-V Logic

1 Features

Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications
 Device temperature grade 1: -40°C to 125°C
- ambient operating temperature
- Functional safety-capable
 - Documentation avaialable to aid functional safety system design
- Latch-up immune
- Dual supply range: ±4.5 V to ±22 V
- Single supply range: 4.5 V to 44 V
- Low on-resistance: 2.1 Ω
- Low charge injection: -10 pC
- High current support: 330 mA (maximum)
- 1.8 V logic compatible
- · Fail-safe logic
- Rail-to-rail operation
- Bidirectional signal path
- Break-before-make switching

2 Applications

- EV charging station power module
- Advanced driver assistance systems (ADAS)
- Automotive gateway
- · Analog and digital multiplexing / demultiplexing
- Automotive head unit
- Telematics control unit
- Emergency call (eCall)
- Infotainment
- Body control modules (BCM)
- Body electronics and lighting
- Battery management systems (BMS)
- HVAC controller module
- ADAS domain controller

3 Description


The TMUX7219-Q1 is a complementary metal-oxide semiconductor (CMOS) switch with latch-up immunity in a single channel, 2:1 (SPDT) configuration. The device works with a single supply (4.5 V to 44 V), dual supplies (\pm 4.5 V to \pm 22 V), or asymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V). The TMUX7219-Q1 supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from V_{SS} to V_{DD}.

The TMUX7219-Q1 can be enabled or disabled by controlling the EN pin. When disabled, both signal path switches are off. When enabled, the SEL pin can be used to turn on signal path 1 (S1 to D) or signal path 2 (S2 to D). All logic control inputs support logic levels from 1.8 V to V_{DD} , ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TMUX7219-Q1	VSSOP (8) (DGK)	3.00 mm × 3.00 mm	



Ū



Table of Contents

1 Features	.1
2 Applications	.1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	.3
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	. 4
6.3 Thermal Information	
6.4 Recommended Operating Conditions	
6.5 Source or Drain Continuous Current	
6.6 ±15 V Dual Supply: Electrical Characteristics	
6.7 ±15 V Dual Supply: Switching Characteristics	
6.8 ±20 V Dual Supply: Electrical Characteristics	
6.9 ±20 V Dual Supply: Switching Characteristics	
6.10 44 V Single Supply: Electrical Characteristics	
6.11 44 V Single Supply: Switching Characteristics	
6.12 12 V Single Supply: Electrical Characteristics	
6.13 12 V Single Supply: Switching Characteristics	
6.14 Typical Characteristics	
7 Parameter Measurement Information	
7.1 On-Resistance	
7.2 Off-Leakage Current	
7.3 On-Leakage Current 7.4 Transition Time	20 20
7.5 t _{ON(EN)} and t _{OFF(EN)} 7.6 Break-Before-Make	≤ I 01
7.7 t _{ON (VDD)} Time 7.8 Propagation Delay	<u>~~</u> 22
rio riopagation Delay	

7.9 Charge Injection	.23
7.10 Off Isolation	
7.11 Crosstalk	
7.12 Bandwidth	. 24
7.13 THD + Noise	. 25
7.14 Power Supply Rejection Ratio (PSRR)	.25
8 Detailed Description	
8.1 Overview	.26
8.2 Functional Block Diagram	.26
8.3 Feature Description	26
8.4 Device Functional Modes	28
8.5 Truth Tables	
9 Application and Implementation	. 29
9.1 Application Information	. 29
9.2 Typical Applications	
10 Power Supply Recommendations	30
11 Layout	.31
11.1 Layout Guidelines	. 31
11.2 Layout Example	. 31
12 Device and Documentation Support	32
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates.	.32
12.3 Support Resources	. 32
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	.32
12.6 Glossary	.32
13 Mechanical, Packaging, and Orderable	
Information	. 32

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (January 2021) to Revision A (June 2021)	Page
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1



5 Pin Configuration and Functions




Table 5-1. Pin Functions

	PIN TYPE ⁽¹⁾		DESCRIPTION ⁽²⁾		
NAME	DGK	ITPE	DESCRIPTION		
D	1	I/O	Drain pin. Can be an input or output.		
S1	2	I/O	Source pin 1. Can be an input or output.		
GND	3	Р	Ground (0 V) reference		
V _{DD}	4	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
EN	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.		
SEL	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in Section 8.5.		
V _{SS}	7	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.		
S2	8	I/O	Source pin 2. Can be an input or output.		

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to Section 8.4 for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			48	V
V _{DD}	Supply voltage	-0.5	48	V
V _{SS}		-48	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SEL, EN) ⁽³⁾	-0.5	48	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL, EN) ⁽³⁾	-30	30	mA
V_{S} or V_{D}	Source or drain voltage (Sx, D) ⁽³⁾	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (Sx, D)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation ⁽⁵⁾		460	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

(5) For DGK package: P_{tot} derates linearily above $T_A = 70^{\circ}C$ by 6.7mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMUX7219-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	152.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	73.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	71.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}^{(1)}$	Power supply voltage differential	4.5	44	V
V _{DD}	Positive power supply voltage	4.5	44	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V _{DD}	V
V _{SEL} or V _{EN}	Address or enable pin voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40	125	°C

(1) V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 44 V, and the minimum V_{DD} is met. (2) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of $V_{DD} \pm 10\%$, $V_{SS} \pm 10\%$ (unless otherwise noted)

CONTIN	CONTINUOUS CURRENT PER CHANNEL (I _{DC}) PACKAGE TEST CONDITIONS		T₄ = 85°C	T₄ = 125°C	UNIT
PACKAGE			14 - 05 C	1 _A - 123 C	ONT
	+44 V Single Supply ⁽¹⁾	330	210	120	mA
	±15 V Dual Supply	330	210	120	mA
DGK (VSSOP)	+12 V Single Supply	240	160	100	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

(1) Specified for nominal supply voltage only.



6.6 ±15 V Dual Supply: Electrical Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH	-					
		$V_{\rm S} = -10$ V to +10 V	25°C		2.1	2.9	Ω
R _{ON}	On-resistance	I _D = –10 mA	-40°C to +85°C			3.8	Ω
		Refer to On-Resistance	-40°C to +125°C			4.5	Ω
		V _S = -10 V to +10 V	25°C		0.05	0.25	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.3	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V _S = -10 V to +10 V	25°C		0.5	0.6	Ω
R _{ON FLAT}	On-resistance flatness	I _S = –10 mA	-40°C to +85°C			0.7	Ω
		Refer to On-Resistance	-40°C to +125°C			0.85	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	-40°C to +125°C		0.01		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.2	0.1	0.2	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +10 V / -10 V$	-40°C to +85°C	-2		2	nA
'S(OFF)	$V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	–40°C to +125°C	-25		25	nA	
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-2	0.1	2	nA
	Drain off leakage current ⁽¹⁾	Switch state is off $V_{S} = +10 V / -10 V$	-40°C to +85°C	-4		4	nA
I _{D(OFF)}		$V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	-40°C to +125°C	-60		60	nA
	Channel on leakage current ⁽²⁾	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Switch state is on $V_S = V_D = \pm 10 \text{ V}$ Refer to On-Leakage Current	25°C	-2	0.1	2	nA
I _{S(ON)} I _{D(ON)}			-40°C to +85°C	-4		4	nA
U(ON)			-40°C to +125°C	-60		60	nA
LOGIC IN	IPUTS (SEL / EN pins)					1	
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER	SUPPLY			1			
			25°C		30	40	μA
I _{DD}	V _{DD} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	-40°C to +85°C			48	μA
		Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +125°C			62	μA
			25°C		3	10	μA
I _{SS}	V _{SS} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	-40°C to +85°C			15	μA
		Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +125°C			25	μA

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
 When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.7 ±15 V Dual Supply: Switching Characteristics

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		120	175	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			175	ns
		V _S = 10 V	25°C		100	170	ns
t _{on (en)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			185	ns
		Time	-40°C to +125°C			200	ns
		V _S = 10 V	25°C		100	180	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			195	ns
		Time	-40°C to +125°C			210	ns
		V _S = 10 V,	25°C		50		ns
ввм	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	
		V _{DD} rise time = 100ns	25°C		0.19	210 00 170 185 200 00 180 195 210 50 	ms
tonk Turn tonk Turn toff Turn toff Bread tbbb Bread tbbb Bread tbbb Bread tbbb Property QINJ Char QINJ Char QISO Off- XTALK Cross XTALK Cross BW -3d IL Insee ACPSRR AC THD+N Total	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C		0.2		ms
		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		700		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-10		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, f = 100 kHz Refer to Off Isolation	25°C		-75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, f = 1 MHz Refer to Off Isolation	25°C		-55		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 100 \; kHz \\ Refer to Crosstalk \end{array}$	25°C		-117		dB
X _{TALK}	Crosstalk	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 0 \ V, \ f = 1 \\ Refer to Crosstalk $	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40		MHz
l.	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-64		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C	().0005		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		48		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		148		pF



6.8 ±20 V Dual Supply: Electrical Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = –15 V to +15 V	25°C		1.9	2.7	Ω
R _{ON}	On-resistance	I _D = –10 mA	-40°C to +85°C			3.5	Ω
		Refer to On-Resistance	-40°C to +125°C			4.2	Ω
		$V_{S} = -15$ V to +15 V	25°C		0.04	0.22	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 \text{ mA}$	-40°C to +85°C			0.28	Ω
		Refer to On-Resistance	-40°C to +125°C			0.3	Ω
		$V_{\rm S} = -15$ V to +15 V	25°C		0.3	0.75	Ω
R _{ON FLAT}	On-resistance flatness	$I_s = -10 \text{ mA}$	-40°C to +85°C			0.9	Ω
		Refer to On-Resistance	-40°C to +125°C			1.2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = –10 mA Refer to On-Resistance	–40°C to +125°C		0.009		Ω/°C
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-2	0.1	2	nA
I _{S(OFF)} Sour	Source off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / –15 V	-40°C to +85°C	-5		5	nA
'S(OFF)		$V_D = -15 V / + 15 V$ Refer to Off-Leakage Current	–40°C to +125°C	-30		30	nA
		V _{DD} = 22 V, V _{SS} = -22 V	25°C	-3	0.1	3	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / –15 V	-40°C to +85°C	-10		10	nA
		$V_D = -15 V / + 15 V$ Refer to Off-Leakage Current	–40°C to +125°C	-70		70	nA
		V _{DD} = 22 V, V _{SS} = –22 V	25°C	-3	0.1	3	nA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 15 V$	-40°C to +85°C	-10		10	nA
I _{D(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-70		70	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		34	44	μA
I _{DD}	V _{DD} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			50	μA
			-40°C to +125°C			65	μA
			25°C		4	9	μA
I _{SS}	V _{SS} supply current	V_{DD} = 22 V, V_{SS} = -22 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			12	μA
			-40°C to +125°C			25	μA

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
 When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.9 ±20 V Dual Supply: Switching Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		110	175	ns
t _{TRAN}	Transition time from control input	R_{L}° = 300 Ω, C _L = 35 pF	–40°C to +85°C			190	ns
		Refer to Transition Time	–40°C to +125°C			205	ns
		V _S = 10 V	25°C		110	170	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	–40°C to +85°C			185	ns
		Time	–40°C to +125°C				ns
		V _S = 10 V	25°C		90	190 205 170 185 200 180 190 200	ns
t _{OFF (EN)}	Turn-off time from enable	R_L = 300 Ω, C_L = 35 pF Refer to Turn-on and Turn-off	–40°C to +85°C			190	ns
		Time	-40°C to +125°C			200	ns
		V _S = 10 V,	25°C		55		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	–40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1	110 175 r 190 r 205 r 110 170 r 110 170 r 110 170 r 110 170 r 100 170 r 200 1 190 90 180 r 100 190 r 200 1 r 100 100 r 11 10 1 0.18 1 1 0.18 1 1 0.18 1 1 0.18 1 1 0.18 1 1 0.18 1 1 1 -15 1 -15 1 1 -15 1 1 -106 1 1 -106 1 1 -106 1 1 -0.16 1 1 0.00005 1 1 <td< td=""><td>ns</td></td<>	ns	
		V _{DD} rise time = 100ns	25°C		0.18		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R _L = 300 Ω, C _L = 35 pF	–40°C to +85°C		0.2	10 175 190 205 10 170 185 200 20 180 200 180 200 200 55 1 15 1 15 1 55 1 75 1 55 1 75 1 55 1 75 1 55 1 75 1 55 1 75 1 55 1 75 1 55 1 706 1 38 1 63 1 53 1 53 1 53 1 53 1 53 1 53 1 54 1 55 1 54 1 55 1 56 1 <t< td=""><td>ms</td></t<>	ms
		Refer to Turn-on (VDD) Time	–40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		715		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-15		рС
O _{ISO}	Off-isolation	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 0 \ V, \ f = 100 \ kHz \\ Refer to \ Off \ Isolation $	25°C		-75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 100 \; kHz \\ Refer to Crosstalk \end{array}$	25°C		-117		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 0 \; V, \; f = 1 \\ MHz \\ Refer \; to \; Crosstalk \\ \end{array} $	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, Refer to Bandwidth	25°C		38		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ V _S = 0 V, f = 1 MHz	25°C		-0.16		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C				dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 20 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C		0.0005		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		32		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		45		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		146		pF



6.10 44 V Single Supply: Electrical Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{T}_{A} = 25^{\circ}\text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH				2.2 2.8 3.6 4.2 0.1 0.2 0.35 0.2 1 1.3 1.5 0.008 8 0.1 2 12 0 40 0 0.1 0 10 5 15 0 100 5 15 0 100 3 44 0 0.8 0.005 1 -1 -0.005 3 4		
		$V_{\rm S} = 0$ V to 40 V	25°C		2.2	2.8	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			3.6	Ω
		Refer to On-Resistance	-40°C to +125°C			4.2	Ω
		V _S = 0 V to 40 V	25°C		0.1	0.2	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			0.3	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		V _S = 0 V to 40 V	25°C		0.2	1	Ω
ΔR _{ON} channels R _{ON FLAT} On-resistance flatness R _{ON DRIFT} On-resistance drift I _{S(OFF)} Source off leakage current I _{D(OFF)} Drain off leakage current ⁽¹⁾	On-resistance flatness	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			1.3	Ω
		Refer to On-Resistance	-40°C to +125°C			1.5	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 22 V, I _S = –10 mA Refer to On-Resistance	–40°C to +125°C		0.008		Ω/°C
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-8	0.1	8	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = 40 V / 1 V	-40°C to +85°C	-12		12	nA
'S(OFF)		$V_D = 1 V / 40 V$ Refer to Off-Leakage Current	–40°C to +125°C	-40		40	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-10	0.1	10	nA
	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = 40 \text{ V} / 1 \text{ V}$	-40°C to +85°C	-15		15	nA
'D(OFF)		V _D = 1 V / 40 V Refer to Off-Leakage Current	–40°C to +125°C	-100		100	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	-10	0.1	10	nA
	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 40 V \text{ or } 1 V$	-40°C to +85°C	-15		15	nA
U(ON)		Refer to On-Leakage Current	-40°C to +125°C	-100		100	nA
LOGIC IN	PUTS (SEL / EN pins)					I	
VIH	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
I _{IL}	Input leakage current		-40°C to +125°C	-1	-0.005		μA
C _{IN}	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY					I	
			25°C		17	50	μA
I _{DD}	V _{DD} supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			60	μA
			-40°C to +125°C			75	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.11 44 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} \mathsf{V}_{\text{DD}} = +44 \; \mathsf{V}, \, \mathsf{V}_{\text{SS}} = 0 \; \mathsf{V}, \, \mathsf{GND} = 0 \; \mathsf{V} \; (\text{unless otherwise noted}) \\ \hline \mathsf{Typical at} \; \mathsf{V}_{\text{DD}} = +44 \; \mathsf{V}, \, \mathsf{V}_{\text{SS}} = 0 \; \mathsf{V}, \, \mathsf{T}_{\text{A}} = 25^{\circ} \mathsf{C} \; \; (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
		V _S = 18 V	25°C		120	175	ns	
t _{TRAN}	Transition time from control input	R _L = 300 Ω, C _L = 35 pF	-40°C to +85°C			190	ns	
		Refer to Transition Time	-40°C to +125°C			205	ns	
		V _S = 18 V	25°C		120	168	ns	
t _{on (en)}	Turn-on time from enable		-40°C to +85°C			185	ns	
		Time	-40°C to +125°C			195	ns	
		V _S = 18 V	25°C		120	180	ns	
t _{OFF (EN)}	Turn-off time from enable		-40°C to +85°C			200	ns	
		Time	-40°C to +125°C			205	ns	
		\/ ₋ - 18 \/	25°C		45		ns	
t _{BBM}	Break-before-make time delay	$R_{\rm L} = 300 \Omega, C_{\rm L} = 35 \rm pF$	-40°C to +85°C	1			ns	
	NTransition time from control input Refer to Transition TimeV Refer to Transition Time(EN)Turn-on time from enable $V_S = 18 V$ Refer to Turn-on and Turn-off Time22 Refer to Turn-on and Turn-off Time(EN)Turn-off time from enable $V_S = 18 V$ Refer to Turn-on and Turn-off Time23 Refer to Turn-on and Turn-off Time(EN)Turn-off time from enable $V_S = 18 V$ Refer to Turn-on and Turn-off Time24 Refer to Turn-on and Turn-off Time(EN)Turn-off time from enable $V_S = 18 V$ Refer to Turn-on and Turn-off Time24 Refer to Turn-on and Turn-off Time(EN)Device turn on time (V_DD to output) $V_S = 18 V$ Refer to Turn-on (VDD) Time24 Refer to Turn-on (VDD) Time(VDD)Device turn on time (V_DD to output) V_D rise time = 1 μ s Refer to Turn-on (VDD) Time24 Refer to Turn-on (VDD) TimePropagation delayRL = 50 Ω , CL = 5 pF Refer to Charge Injection24 Refer to Charge InjectionpOff-isolationRL = 50 Ω , CL = 5 pF V_S = 6 V, f = 100 kHz Refer to Off Isolation24 Refer to CrosstalkpOff-isolationRL = 50 Ω , CL = 5 pF V_S = 6 V, f = 100 kHz Refer to Crosstalk24 Refer to Crosstalk_kCrosstalkRL = 50 Ω , CL = 5 pF V_S = 6 V, f = 100 kHz Refer to Crosstalk24 Refer to Crosstalk_kCrosstalkRL = 50 Ω , CL = 5 pF V_S = 6 V, f = 100 kHz Refer to Crosstalk24 Refer to Crosstalk_kCrosstalkRL = 50 Ω , CL = 5 pF V_S = 6 V, f = 100 kHz Refer to Crossta	-40°C to +125°C	1			ns		
		λ rise time = 1.10	25°C		0.15		ms	
T _{ON (VDD)}			-40°C to +85°C		120 175 190 190 205 185 120 168 185 195 120 180 200 200 205 205 45 1 1 1	ms		
	(VDD) (VDD to output) Propagation delay Charge injection		-40°C to +125°C		0.17		ms	
t _{PD}	Propagation delay		25°C					
Q _{INJ}	Charge injection		25°C		-16		рС	
O _{ISO}	Off-isolation	V _S = 6 V, f = 100 kHz	25°C		-75		dB	
O _{ISO}	Off-isolation	V _S = 6 V, f = 1 MHz	1 MHz 25°C –55			dB		
X _{TALK}	Crosstalk	V _S = 6 V, f = 100 kHz	25°C		-117		dB	
X _{TALK}	Crosstalk	V _S = 6 V, f = 1MHz	25°C		-106		dB	
BW	–3dB Bandwidth	V _S = 6 V	25°C		37		MHz	
IL	Insertion loss		25°C		-0.18		dB	
ACPSRR	AC Power Supply Rejection Ratio	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz	25°C		-60		dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22 \text{ V}, V_{BIAS} = 22 \text{ V}$			%			
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		34		pF	
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		48		pF	
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C				pF	



6.12 12 V Single Supply: Electrical Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = 0 V to 10 V	25°C		4.6	6	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	-40°C to +85°C			7.5	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V _S = 0 V to 10 V	25°C		0.08	0.2	Ω
ΔR _{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 \text{ mA}$	-40°C to +85°C			0.32	Ω
		Refer to On-Resistance	-40°C to +125°C			0.35	Ω
		$V_{e} = 0 V to 10 V$	25°C		1.2	2	Ω
Refer to On-Resistance $-40^{\circ}C \text{ to } +125^{\circ}C$ $R_{ON FLAT}$ On-resistance flatness $V_S = 0 V \text{ to } 10 V$ $25^{\circ}C$ $R_{ON DRIFT}$ On-resistance drift $V_S = 6 V, I_S = -10 \text{ mA}$ $-40^{\circ}C \text{ to } +85^{\circ}C$ $R_{ON DRIFT}$ On-resistance drift $V_S = 6 V, I_S = -10 \text{ mA}$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $R_{ON DRIFT}$ On-resistance drift $V_S = 6 V, I_S = -10 \text{ mA}$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $R_{ON DRIFT}$ On-resistance drift $V_S = 6 V, I_S = -10 \text{ mA}$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{DD} = 13.2 V, V_{SS} = 0 V$ Switch state is off $V_{DD} = 13.2 V, V_{SS} = 0 V$ $V_{DD} = 10 V / 1 V$ $V_D = 10 V / 1 V$ $-40^{\circ}C \text{ to } +85^{\circ}C$ $V_{DD} = 13.2 V, V_{SS} = 0 V$ Switch state is off $V_D = 10 V / 1 V$ $V_{DD} = 13.2 V, V_{SS} = 0 V$ Switch state is off $-40^{\circ}C \text{ to } +85^{\circ}C$ $V_{D} = 10 V / 1 V$ $V_D = 10 V / 1 V$ $-40^{\circ}C \text{ to } +85^{\circ}C$ $V_{D} = 10 V / 1 V$ $V_D = 10 V / 1 V$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{DD} = 10 V / 1 V$ $V_D = 10 V / 1 V$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{D} = 10 V / 1 V$ $V_D = 13.2 V, V_{SS} = 0 V$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{DD} = 13.2 V, V_{SS} = 0 V$ Switch state is off $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{D} = 10 V / 1 V$ $V_D = 10 V / 1 V$ $-40^{\circ}C \text{ to } +125^{\circ}C$ $V_{D} = 10 V / 1 V$ $V_{D} = 13.2 V, V_{SS} = 0 V$ $-40^{\circ}C \text{ to } +85^{\circ}C$ $V_{D} = V / 10 V$ $V_{D} = 10 V / 0 V O 1 V$ $-40^{\circ}C \text{ to } +85^{\circ}C$			2.2	Ω			
		Refer to On-Resistance	-40°C to +125°C			2.4	Ω
R _{ON DRIFT}	On-resistance drift		–40°C to +125°C		0.017		Ω/°C
			25°C	-1	0.1	1	nA
	Source off leakage current ⁽¹⁾		-40°C to +85°C	-3		3	nA
-3(0FF)		V _D = 1 V / 10 V	–40°C to +125°C	-25		25	nA
			25°C	-2	0.1	2	nA
	Drain off leakage current ⁽¹⁾		–40°C to +85°C	-4		4	nA
'D(OFF)		V _D = 1 V / 10 V	–40°C to +125°C	-60		60	nA
			25°C	-2	0.1	2	nA
	Channel on leakage current ⁽²⁾		-40°C to +85°C	-4		4	nA
U(UN)		Refer to On-Leakage Current	-40°C to +125°C	-60		60	nA
LOGIC IN	PUTS (SEL / EN pins)					1	
V _{IH}	Logic voltage high		-40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		-40°C to +125°C		0.005	1	μA
IIL	Input leakage current		-40°C to +125°C	-1	-0.005		μA
CIN	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		10	35	μA
I _{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	–40°C to +85°C			45	μA
			-40°C to +125°C		55	μA	

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.13 12 V Single Supply: Switching Characteristics


 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		180	185	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			215	ns
		Refer to Transition Time	-40°C to +125°C			185	ns
		V _S = 8 V	25°C		120	180	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			180 185 215 235 120 180 210 230 130 210 235 250 40 1 0.19 1 0.2 1 740 1 6 1 -75 1 117 1 106 2 42 1 -65 1	ns
- ()		Time	-40°C to +125°C				ns
		V _S = 8 V	25°C		130	210	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			235	ns
		Time	-40°C to +125°C			250	ns
		V _S = 8 V,	25°C		40		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1		180 185 215 235 120 180 210 230 130 210 235 250 40 2 0.19 0 0.2 0 740 1 6 1 -75 1 117 1 106 2 42 1 -0.3 1 -65 1 009 38 56 1	ns
		V _{DD} rise time = 100ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega, C_L = 35 pF$	–40°C to +85°C		0.2		ms
· · · ·		Refer to Turn-on (VDD) Time	-40°C to +125°C		0.2	180 185 215 235 120 180 210 230 130 210 235 250 40 1 0.19 1 0.2 1 740 1 -75 1 -117 1 -106 42 -0.3 -65 0009 38	ms
t _{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		740		ps
Q _{INJ}	Charge injection	$V_D = 6 V, C_L = 1 nF$ Refer to Charge Injection	25°C		-6		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Charge Injection	25°C		-75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		-55		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, f = 100 kHz Refer to Crosstalk	25°C		-117		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		-106		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		42		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-65		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_L = 10 k\Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	C 0.0009			%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		38		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		56		pF
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		150		pF




6.14 Typical Characteristics

at $T_A = 25^{\circ}C$













at T_A = 25°C












at T_A = 25°C





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. Figure 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using the following setup, where R_{ON} is computed as $R_{ON} = V / I_{SD}$:




Figure 7-1. On-Resistance

7.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

Figure 7-2 shows the setup used to measure both off-leakage currents.







7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




Figure 7-4. Transition-Time Measurement Setup



7.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-5 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-5 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.




Figure 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 7-6. Break-Before-Make Delay Measurement Setup



7.7 t_{ON (VDD)} Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.




Figure 7-7. t_{ON (VDD)} Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




Figure 7-8. Propagation Delay Measurement Setup



7.9 Charge Injection

The TMUX7219-Q1 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 7-10 shows the setup used to measure, and the equation used to calculate off isolation.





Figure 7-10. Off Isolation Measurement Setup



(1)



7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 7-11 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 7-12 shows the setup used to measure bandwidth.




Figure 7-12. Bandwidth Measurement Setup



7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 7-13. THD + N Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV_{PP}. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.




Figure 7-14. ACPSRR Measurement Setup



8 Detailed Description

8.1 Overview

The TMUX7219-Q1 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

8.2 Functional Block Diagram

Figure 8-1 shows the functional block diagram of the TMUX7219-Q1.




Figure 8-1. TMUX7219-Q1 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX7219-Q1 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7219-Q1 ranges from V_{SS} to V_{DD}.

8.3.3 1.8 V Logic Compatible Inputs

The TMUX7219-Q1 has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

8.3.4 Fail-Safe Logic

The TMUX7219-Q1 supports Fail-Safe Logic on the control input pins (EN, SEL) allowing for operation up to 44 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX7219-Q1 to be ramped to +44 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.



8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx-Q1 family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx-Q1 family of switches and multiplexers to be used in harsh environments.

8.3.6 Ultra-Low Charge Injection

The TMUX7219-Q1 has a transmission gate topology, as shown in Figure 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 8-2. Transmission Gate Topology

The TMUX7219-Q1 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, Cp should be $20 \times$ larger than the equivalent load capacitance on the source (Sx). Figure 8-3 shows charge injection variation with source voltage with different compensation capacitors on the drain side.




Figure 8-3. Charge Injection Compensation



8.4 Device Functional Modes

When the EN pin of the TMUX7219-Q1 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 44 V.

The TMUX7219-Q1 can be operated without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M Ω and SEL pin has internal pull-down resistor of 4 M Ω . If unused, EN pin must be tied to V_{DD} and SEL pin must be tied to GND in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (S1, S2, or D) should be connected to GND.

8.5 Truth Tables

Table 8-1 show the truth tables for the TMUX7219-Q1.

EN	SEL	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	All sources are off (HI-Z)
1	0	S1
1	1	S2

Table 8-1. TMUX7219-Q1 Truth Table

(1) X denotes *don't care*.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

TMUX7219-Q1 is part of the precision switches and multiplexers family of devices. TMUX7219-Q1 offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX7219-Q1 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

9.2 Typical Applications

9.2.1 PWM Signal Generation (EV Charging Station)

One application of the TMUX7219-Q1 is in Electric Vehicle Service Equipment (EVSE). The EVSE is a system that monitors and controls the high voltage power path from the grid to the vehicle. One key feature of an EVSE is the pilot signal wire communication support that requires a 1-kHz, ±12-V PWM signal to be transmitted down the length of the charger cable to the vehicle.

The TMUX7219-Q1 can be used to generate 1kHz \pm 12V PWM signal for EVSE control pilot. A 1 kHz square wave at \pm 12 V generated by the EVSE on the control pilot line is used to detect the presence of the vehicle, communicate the maximum allowable charging current, and control charging.

Figure 9-1 shows the TMUX7219-Q1 configured for PWM signal generation for EVSE control pilot.




Figure 9-1. PWM Signal Generation (EV Charging Station)

9.2.2 Design Requirements

For the design example, use the parameters listed in Table 9-1.

PARAMETERS	VALUES
Supply (V _{DD})	12 V
Supply (V _{SS})	-12 V
MUX I/O signal range	-12 V to 12 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatiable (up to V _{DD})
EN	EN pulled high to enable the switch



9.2.3 Detailed Design Procedure

The application shown in Figure 9-1 demonstrates how to generate a $\pm 12V$ PWM signal that is created by toggling the TMUX7219-Q1. This PWM signal generated by the EVSE on the control pilot line signals to the car the available current of the charger, and the car will respond with a charging status. This handshake results in a safe method for supplying power to vehicle. The TMUX7219-Q1 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX7219-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pin has an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX7219-Q1 including signal range and continuous current. For this design with a positive supply of 12 V on V_{DD}, and negative supply of -12 V on V_{SS}, the signal range can be 12 V to -12 V. The max continuous current (I_{DC}) can be up to 330 mA as shown in the *Recommended Operating Conditions table* for wide-range current measurement.

10 Power Supply Recommendations

The TMUX7219-Q1 operates across a wide supply range of of ±4.5 V to ±22 V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.



11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





Figure 11-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 11-2 illustrates an example of a PCB layout with the TMUX7219-Q1. Some key considerations are:

- Decouple the supply pins with a 0.1-µF and 1 µF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

11.2 Layout Example







12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- · Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, TMUX7219-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA functional safety FIT rate, FMD and Pin-FMA

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7219DGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219 Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TMUX7219-Q1 :

• Catalog : TMUX7219

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7219DGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

4-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7219DGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated