





Support & training



TMUX7612-Q1 SCDS467 – AUGUST 2023

TMUX7612-Q1 Automotive 50 V, Low-RON, 1:1 (SPST), 4-Channel Precision Switches with 1.8-V Logic

1 Features

- AEC-Q100 qualified for automotive applications
 Device temperature grade 1: -40°C to 125°C ambient operating temperature
- Functional safety-capable
 - Documentation available to aid functional safety system design
- Dual supply range: ±4.5 V to ±25 V
- Single supply range: 4.5 V to 50 V
- Precision performance:
 - Low on-resistance: 1.35Ω (typical)
 - Ultra low on-resistance flatness: 0.01 Ω (typical)
 - High current support: 300 mA (maximum)
 - Low on-leakage current: 3.7 pA (typical), 0.5 nA (maximum)
 - Ultra low charge injection: 10 pC (typical)
- –40°C to +125°C operating temperature
- Rail-to-rail operation
- Bidirectional operation
- Break-before-make switching

2 Applications

- · OBDII CAN switching
- On board charging (OBC)
- Advanced driver assistance systems (ADAS)
- ADAS domain controller
- Telematics control unit
- Body control modules (BCM)
- · Body electronics and lighting
- Battery management systems
- HVAC controller module

3 Description

The TMUX7612-Q1 is a complementary metal-oxide semiconductor (CMOS) switch device with four independently selectable 1:1, single-pole, single-throw (SPST) switch channels. The device works with a single supply (4.5 V to 50 V), dual supplies

(±4.5 V to ±25 V), or asymmetric supplies (such as V_{DD} = 37.5 V, V_{SS} = -12 V). The TMUX7612-Q1 supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from V_{SS} to V_{DD} .

The switches of the TMUX7612-Q1 are controlled with appropriate logic control inputs on the SELx pins. The TMUX7612-Q1 features a special architecture which allows for ultra-low charge injection. This helps prevent unwanted coupling from the control input to the analog output of the device and reduces AC noise and offset errors.

The TMUX7612-Q1 is a part of the precision switches and multiplexers family of devices and have very low on and off leakage currents allowing them to be used in high precision measurement applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾				
TMUX7612-Q1	PW (TSSOP, 16)	5 mm × 4.4 mm				

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length x width) is a nominal value and includes pins, where applicable.



TMUX7612-Q1 Block Diagrams



Table of Contents

1 Features
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings 4
6.3 Thermal Information5
6.4 Recommended Operating Conditions5
6.5 Source or Drain Continuous Current Switch Pairs5
6.6 Source or Drain Pulsed Current5
6.7 Electrical Characteristics (12 V Single Supply)6
6.8 Switching Characteristics (12 V Single Supply)7
6.9 Electrical Characteristics (±15 V Dual Supply)8
6.10 Switching Characteristics (±15 V Dual Supply)9
6.11 Electrical Characteristics (±20 V Dual Supply)10
6.12 Switching Characteristics (±20 V Dual Supply) 11
6.13 Electrical Characteristics (+37.5 V/–12.5 V
Dual Supply)12
6.14 Switching Characteristics (+37.5 V/–12.5 V
Dual Supply)13
6.15 Electrical Characteristics (48 V Single Supply)14
6.16 Switching Characteristics (48 V Single Supply)15

	6.17 Typical Characteristics	. 16
7	Detailed Description	17
	7.1 Overview	. 17
	7.2 Functional Block Diagram	. 17
	7.3 Feature Description	17
	7.4 Device Functional Modes	19
8	Application and Implementation	. 20
	8.1 Application Information	. 20
	8.2 Design Requirements	. 21
	8.3 Detailed Design Procedure	. 22
	8.4 Application Curve	22
	8.5 Power Supply Recommendations	23
	8.6 Layout	. 23
9	Device and Documentation Support	25
	9.1 Documentation Support	. 25
	9.2 Receiving Notification of Documentation Updates	25
	9.3 Support Resources	. 25
	9.4 Trademarks	25
	9.5 Electrostatic Discharge Caution	25
	9.6 Glossary	25
1	0 Mechanical, Packaging, and Orderable	
	Information	. 25
	10.1 Tape and Reel Information	26
	10.2 Mechanical Data	. 28

4 Revision History

DATE	REVISION	NOTES
August 2023	*	Initial Release



5 Pin Configuration and Functions





Table 5-1. Pin Functions

PIN			DESCRIPTION
NAME	NO.	TTPE	DESCRIPTION
D1	2	I/O	Drain pin 1. Can be an input or output.
D2	15	I/O	Drain pin 2. Can be an input or output.
D3	10	I/O	Drain pin 3. Can be an input or output.
D4	7	I/O	Drain pin 4. Can be an input or output.
GND	5	Р	Ground (0 V) reference.
N.C.	12	—	No internal connection. Can be shorted to GND or left floating
S1	3	I/O	Source pin 1. Can be an input or output.
S2	14	I/O	Source pin 2. Can be an input or output.
S3	11	I/O	Source pin 3. Can be an input or output.
S4	6	I/O	Source pin 4. Can be an input or output.
SEL1	1	I	Logic control input 1, has internal pull-down resistor. Controls channel 1 state as provided in Table 7-1.
SEL2	16	I	Logic control input 2, has internal pull-down resistor. Controls channel 2 state as provided in Table 7-1.
SEL3	9	I	Logic control input 3, has internal pull-down resistor. Controls channel 3 state as provided in Table 7-1.
SEL4	8	I	Logic control input 4, has internal pull-down resistor. Controls channel 4 state as provided in Table 7-1.
VDD	13	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND
VSS	4	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VSS and GND. In single-supply applications, this pin should be connected to ground.
Thermal Pac	ł	_	The thermal exposed pad is connected internally. It is recommended that the pad be tied to VSS for best performance.

(1) I = input, O = output, I/O = input and output, P = power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$			53	V
V _{DD}	Supply voltage	-0.5	53	V
V _{SS}		-32	0.5	V
$V_{SEL} - V_{SS}$	Logic Supply Voltage	-0.5	53	V
I _{SEL}	Logic control input pin current (SEL pins)	-30	30	mA
$V_{S} \text{ or } V_{D}$	Source or drain voltage (Sx, Dx)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	-30	30	mA
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation		1650	mW

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability.

functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Thermal Information

		TMU		
	THERMAL METRIC ⁽¹⁾	RUM (QFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	TBD	TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	TBD	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	TBD	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} - V_{SS}$ (1)	Power supply voltage differential	4.5		50	V
V _{DD}	Positive power supply voltage	4.5		50	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, D)	V_{SS}		V_{DD}	V
$V_{SEL} - V_{SS}$	Logic Supply Voltage	0		44	V
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (Sx, D)			I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	-40		125	°C

(1) V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 50 V, and the minimum V_{DD} is met. (2) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current Switch Pairs

(CONTINUOUS CURRENT PER CHANNEL (I _{DC})			T - 50°C	T - 95°C	T = 125°C		
PACKAGE	TEST CONDITIONS	Pins	IA - 25 C	IA - 50 C	1A - 05 C	1 _A = 125 C	UNIT	
		1 Channel	470	432	153	119		
PW (TSSOP)	VSS to VDD -2.5 V	2 Channels	390	306	119	119	mA	
		3 Channels	318	250	119	80		
		4 Channels	276	216	119	69		
	VSS to VDD -2.5 V	1 Channel	470	406	144	119		
		2 Channels	366	287	119	92		
		3 Channels	299	235	119	75	ША	
		4 Channels	259	203	119	65		

6.6 Source or Drain Pulsed Current

Pulsed at 1 ms, 10% duty cycle

PULSED CURRENT PER CHANNEL (I _{DC})		T. = 25°C T. = 50°C		T 95°C	T 125°C	
PACKAGE	TEST CONDITIONS	TA = 25 C	TA = 50 C	TA = 85 C	1 _A = 125 C	UNIT
PW (TSSOP)	VSS to VDD - 2.5 V	470	470	440	200	mA
RUM (QFN)	VSS to VDD - 2.5 V	470	470	410	190	mA



6.7 Electrical Characteristics (12 V Single Supply)

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_{\rm S} = 3 V \text{ to } 9 V$	–40°C to +85°C			2.15	Ω
			–40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_{S} = 3 V \text{ to } 9 V$ $I_{D} = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	$V_{S} = 3 V \text{ to } 9 V$ $I_{D} = -10 \text{ mA}$	25°C		0.01		Ω
RON DRIFT	On-resistance drift	V _S = 0 V, I _S = -10 mA	–40°C to +125°C		0.008		Ω/°C
I _{S(OFF)}			25°C	-0.25	0.0035	0.25	
	Source off leakage current ⁽¹⁾	Switch state is off $V_{\rm S} = 1 \text{ V} / 10 \text{ V}$ $V_{\rm D} = 10 \text{ V} / 1 \text{ V}$	–40°C to +50°C	-0.5		0.5	nA
			–40°C to +85°C	-0.75		0.75	
			–40°C to +125°C	-12.5		12.5	
	Dec	$V_{DD} = 12 V, V_{SS} = 0 V$ Switch state is off $V_{S} = 1 V / 10 V$ $V_{D} = 10 V / 1 V$	25°C	-0.25	0.0027	0.25	nA
			–40°C to +50°C	-0.5		0.5	
D(OFF)			–40°C to +85°C	-0.75		0.75	
			–40°C to +125°C	-12.5		12.5	
			25°C	-0.5	0.0041	0.5	
I _{S(ON)}	Channel on lookage surrent ⁽²⁾	V_{DD} = 12 V, V_{SS} = 0 V	–40°C to +50°C	-0.6		0.6	- nA
I _{D(ON)}	Channel off leakage current	$V_{\rm S} = V_{\rm D} = 1$ V or 10 V	–40°C to +85°C	-0.75		0.75	
			–40°C to +125°C	-7		7	
POWER S	SUPPLY						
			25°C		30	42	
I _{DDQ}	V _{DD} quiescent supply current	V _{DD} = 12 V, V _{SS} = 0 V All switches OFF	–40°C to +85°C			55	μA
			–40°C to +125°C			70	
			25°C		400	500	
I _{DD}	V _{DD} supply current	V _{DD} = 12 V, V _{SS} = 0 V All switches ON	–40°C to +85°C			525	μA
			-40°C to +125°C			550	

(1) (2) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.8 Switching Characteristics (12 V Single Supply)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25^{\circ}C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	$V_{\rm S} = 8 V$ R = 300 O C = 35 pF	-40°C to +85°C			3	μs
			-40°C to +125°C			3.5	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	$V_{\rm S} = 8 V$ R ₁ = 300 O C ₁ = 35 pF	-40°C to +85°C			2.5	μs
			-40°C to +125°C			3	μs
			25°C		320		ns
t _{BBM}	Break-before-make time delay	$V_{\rm S} = 8 V$, R ₁ = 300 O. C ₁ = 35 pF	-40°C to +85°C	125			ns
			-40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 6 V, C _L = 100 pF	25°C		4		рС
O _{ISO}	Off-isolation	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ VBIAS = 6 \ V, \ f \\ = 100 \ kHz $	25°C		-100		dB
O _{ISO}	Off-isolation	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ VBIAS = 6 \ V, \ f \\ = 1 \ MHz $	25°C		-70		dB
X _{TALK}	Crosstalk	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, \; VBIAS = 6 \; V, \; f \\ = 100 \; kHz \end{array}$	25°C		-114		dB
X _{TALK}	Crosstalk	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ VBIAS = 6 \ V, \ f \\ = 1MHz $	25°C		-100		dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , VBIAS = 6 V	25°C		150		MHz
IL.	Insertion loss	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ VBIAS = 6 \ V, \ f \\ = 1 \ MHz $	25°C	-	-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_L = 110 \Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		43		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		43		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 6 V, f = 1 MHz	25°C		37		pF



6.9 Electrical Characteristics (±15 V Dual Supply)

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10% GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_{\rm S} = -10$ V to +10 V	–40°C to +85°C			2.15	Ω
			–40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_{S} = -10 V \text{ to } +10 V$ $I_{D} = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	$V_{S} = -10 V \text{ to } +10 V$ $I_{D} = -10 \text{ mA}$	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	–40°C to +125°C		0.008		Ω/°C
			25°C	-0.25	0.03	0.25	
	Source off lookage ourrent(1)	urrent ⁽¹⁾ $V_{DD} = 10.5 V, V_{SS} = -10.5 V$ Switch state is off $V_{S} = +10 V / -10 V$	–40°C to +50°C	-0.5		0.5	m A
IS(OFF)	Source of leakage current		–40°C to +85°C	-1		1	nA
	$V_{\rm D} = -10 \text{V} / + 10 \text{V}$	–40°C to +125°C	-12.5		12.5		
		25°C	-0.25	0.03	0.25		
	Drain off leakage current ⁽¹⁾	$v_{DD} = 10.5 v$, $v_{SS} = -10.5 v$ Switch state is off	–40°C to +50°C	-0.5		0.5	
I _{D(OFF)}		V _S = +10 V / -10 V V _D = -10 V / + 10 V	–40°C to +85°C	-1		1	nA
			–40°C to +125°C	-12.5		12.5	
			25°C	-0.5	0.0037	0.5	
IS(ON)	(2)	V _{DD} = 16.5 V, V _{SS} = -16.5 V	–40°C to +50°C	-0.6		0.6	nA
I _{D(ON)}		Switch state is on $V_s = V_D = +10 V$	–40°C to +85°C	-0.75		0.75	
			–40°C to +125°C	-7		7	
POWER S	SUPPLY						
			25°C		35	50	
I _{DDQ}	V _{DD} quiescent supply current	V _{DD} = 16.5 V, V _{SS} = –16.5 V	–40°C to +85°C			60	μA
			–40°C to +125°C			75	
			25°C		425	475	
I _{DD}	V _{DD} supply current	V _{DD} = 16.5 V, V _{SS} = –16.5 V All switches ON	–40°C to +85°C			550	μA
			–40°C to +125°C			650	
			25°C		15	25	
I _{SSQ}	V _{SS} quiescent supply current	V _{DD} = 16.5 V, V _{SS} = –16.5 V	-40°C to +85°C			35	μA
			-40°C to +125°C			45	
			25°C		340	400	
I _{SS}	V _{SS} supply current	V_{DD} = 16.5 V, V_{SS} = -16.5 V	-40°C to +85°C			425	μA
	- 33 subbly contour	All switches ON	-40°C to +125°C	1		450	

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive. (1)

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.10 Switching Characteristics (±15 V Dual Supply)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +15 \ V \pm 10\%, \ V_{SS} = -15 \ V \pm 10\%, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +15 \ V, \ V_{SS} = -15 \ V, \ T_A = 25 \ ^{\circ}C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	V _S = 10 V R ₁ = 300 O C ₁ = 35 pF	–40°C to +85°C			3	μs
			–40°C to +125°C			3.5	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	V _S = 10 V R _i = 300 O C _i = 35 pF	–40°C to +85°C			2.5	μs
			–40°C to +125°C			3	μs
			25°C		310		ns
t _{BBM}	Break-before-make time delay	$V_{\rm S} = 10 \text{ V},$ $R_{\rm r} = 300 \text{ O}, C_{\rm r} = 35 \text{ pF}$	–40°C to +85°C	125			ns
			–40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C		-3		рС
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 100 kHz	25°C		-100		dB
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1 MHz	25°C		-74		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 100 kHz	25°C		-114		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1MHz	25°C		-90		dB
BW	–3dB Bandwidth	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ V_{BIAS} = 0 \ V $	25°C		150		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1 MHz	25°C		-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz	25°C		-60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 V, V_{BIAS} = 0 V$ $R_L = 110 \Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		35		pF



6.11 Electrical Characteristics (±20 V Dual Supply)

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_{\rm S} = -15$ V to +15 V	-40°C to +85°C			2.15	Ω
			-40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_{S} = -15 V \text{ to } +15 V$ $I_{D} = -10 \text{ mA}$	25°C		0.1		Ω
R _{ON FLAT}	On-resistance flatness	$V_{S} = -15 V \text{ to } +15 V$ $I_{D} = -10 \text{ mA}$	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	$V_{\rm S}$ = 0 V, I _S = -10 mA	–40°C to +125°C		0.008		Ω/°C
		$V_{} = 22 V_{} = 22 V_{}$	25°C	-0.25	0.012	0.25	
	Source off lookage ourrent(1)	Switch state is off	-40°C to +50°C	-0.75		0.75	۳٨
IS(OFF)		$V_{\rm S} = +15 \text{V} / -15 \text{V}$	-40°C to +85°C	-1.1		1.1	ΠA
		$v_{\rm D} = -15 v / + 15 v$	-40°C to +125°C	-13.5		13.5	
	V - 22 V V - 22 V	25°C	-0.25	0.012	0.25		
	Drain off leakage current(1) Drain off leakage current(1) VS = +15 V / -15 V VD = -15 V / + 15 V -15 V / -15 V	-40°C to +50°C	-0.75		0.75	54	
I _{D(OFF)}		V _S = +15 V / -15 V V _D = -15 V / + 15 V	-40°C to +85°C	-1.1		1.1	
			-40°C to +125°C	-13.5		13.5	
			25°C	-0.75	0.0045	0.75	0.75 1 1 nA
I _{S(ON)}	Channel on lookana aumont ⁽²⁾	$V_{DD} = 22 V, V_{SS} = -22 V$	-40°C to +50°C	-1		1	
I _{D(ON)}		Switch state is on $V_s = V_D = \pm 15 V$	-40°C to +85°C	-1		1	
			-40°C to +125°C	-8.5		8.5	
POWER S	SUPPLY						
			25°C		35	50	
I _{DDQ}	V _{DD} quiescent supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches OFF	-40°C to +85°C			60	μA
			-40°C to +125°C			75	
			25°C		425	475	
I _{DD}	V _{DD} supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches ON	-40°C to +85°C			550	μA
			-40°C to +125°C			650	
			25°C		15	25	
I _{SSQ} V _{SS} quiescent supply current	V _{SS} quiescent supply current	V _{DD} = 22 V, V _{SS} = –22 V All switches OFF	-40°C to +85°C			35	μA
			–40°C to +125°C			45	
			25°C		340	400	
I _{SS}	V _{SS} supply current	$V_{DD} = 22 V, V_{SS} = -22 V$	-40°C to +85°C			425	μA
			-40°C to +125°C			450	

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive. (1)

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.12 Switching Characteristics (±20 V Dual Supply)

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +20 \ V \pm 10\%, \ V_{SS} = -20 \ V \pm 10\%, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +20 \ V, \ V_{SS} = -20 \ V, \ T_A = 25^{\circ}C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.2	2.5	μs
t _{ON}	Turn-on time from control input	V _S = 10 V R ₁ = 300 O C ₁ = 35 pF	–40°C to +85°C			2.9	μs
			-40°C to +125°C			3.2	μs
			25°C		1.8	2.2	μs
t _{OFF}	Turn-off time from control input	V _S = 10 V R ₁ = 300 O C ₁ = 35 pF	–40°C to +85°C			2.5	μs
			-40°C to +125°C			2.8	μs
			25°C		320		ns
t _{BBM}	Break-before-make time delay	V _S = 10 V, R ₁ = 300 O, C ₁ = 35 pF	–40°C to +85°C	125			ns
			-40°C to +125°C	125			ns
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C		-4		рС
O _{ISO}	Off-isolation		25°C		-100		dB
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1 MHz	25°C		-77		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 100 kHz	25°C		-110		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1MHz	25°C		-100		dB
BW	–3dB Bandwidth	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, \ V_{BIAS} = 0 \ V, $	25°C		150		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V _S = 200 mV _{RMS} , V _{BIAS} = 0 V, f = 1 MHz	25°C		-0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz	25°C		-57		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 20 V, V_{BIAS} = 0 V$ $R_L = 110 \Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 0 V, f = 1 MHz	25°C		33		pF



6.13 Electrical Characteristics (+37.5 V/-12.5 V Dual Supply)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
ANALOG SWITCH								
			25°C		1.35	1.65		
R _{ON}	On-resistance	$V_{\rm S} = -7.5$ V to 32.5 V	-40°C to +85°C			2.15	Ω	
			-40°C to +125°C			2.45		
ΔR _{ON}	On-resistance mismatch between channels	$V_{S} = -7.5 \text{ V to } 32.5 \text{ V}$ $I_{D} = -10 \text{ mA}$	25°C		0.1		Ω	
R _{ON FLAT}	On-resistance flatness	$V_{S} = -7.5 V \text{ to } 32.5 V$ $I_{D} = -10 \text{ mA}$	25°C		0.01		Ω	
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	-40°C to +125°C		0.008		Ω/°C	
		1/2 - 275 1/1 - 125 1/2	25°C	-0.75	0.021	0.75		
	Q (1)	$v_{DD} = 37.5 v$, $v_{SS} = -12.5 v$ Switch state is off	-40°C to +50°C	-2.6		2.6		
IS(OFF)	Source of leakage current	$V_{\rm S} = 32.5 \text{V} / -7.5 \text{V}$	-40°C to +85°C	-3		3	ΠA	
		$V_{\rm D} = -7.5 \text{ V} / 32.5 \text{ V}$	-40°C to +125°C	-18		18		
I _{D(OFF)} Drain off leakage current ⁽¹⁾		V = 37.5 V V = -12.5 V	25°C	-0.75	0.021	0.75		
	Switch state is off $v_{SS} = -12.5 v_{SS}$	-40°C to +50°C	-2.6		2.6			
		V _S = 32.5 V / -7.5 V V _D = -7.5 V / 32.5 V	-40°C to +85°C	-3		3	IIA	
			-40°C to +125°C	-18		18		
			25°C	-0.75	0.01	0.75	5 2 3 nA	
I _{S(ON)}	0	V _{DD} = 37.5 V, V _{SS} = -12.5 V	-40°C to +50°C	-1.2		1.2		
I _{D(ON)}		Switch state is on $V_S = V_D = 32.5 \text{ V or } -7.5 \text{ V}$	-40°C to +85°C	-3		3		
			-40°C to +125°C	-10		10		
POWER S	SUPPLY							
			25°C		35	55		
I _{DDQ}	V _{DD} quiescent supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V	-40°C to +85°C			65	μA	
			-40°C to +125°C			80		
			25°C		425	475		
I _{DD}	V _{DD} supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V All switches ON	-40°C to +85°C			550	μA	
			-40°C to +125°C			650		
			25°C		20	30		
I _{SSQ}	I _{SSQ} V _{SS} quiescent supply current	V _{DD} = 37.5 V, V _{SS} = -12.5 V All switches OEE	-40°C to +85°C			40	μA	
			-40°C to +125°C			50	1	
			25°C		340	400		
I _{SS}	V _{SS} supply current	V_{DD} = 37.5 V, V_{SS} = -12.5 V	–40°C to +85°C			425	μA	
			–40°C to +125°C			450		

When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive. (1)

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.14 Switching Characteristics (+37.5 V/-12.5 V Dual Supply)

 $V_{DD} = +37.5 \text{ V} \pm 10\%, V_{SS} = -12.5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ $V_{DD} = +37.5 \text{ V} \pm 10\%, V_{SS} = -12.5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
			25°C		2.1	3	μs
t _{ON}	Turn-on time from control input	$V_{\rm S} = 10 \text{ V}$ R = 300 O C = 35 pE	-40°C to +85°C			4	μs
		11(= 300 sz, OL = 35 pi	-40°C to +125°C			5.2	μs
			25°C		1.74	2	μs
t _{OFF}	Turn-off time from control input	V _S = 10 V R _i = 300 O. C _i = 35 pF	–40°C to +85°C			2.1	μs
			-40°C to +125°C			2.5	μs
			25°C		350		ns
t _{BBM}	Break-before-make time delay	V _S = 10 V, R ₁ = 300 O, C ₁ = 35 pF	-40°C to +85°C	310			ns
			-40°C to +125°C	300			ns
Q _{INJ}	Charge injection	V _S = 12.5 V, C _L = 100 pF	25°C		6.5		рС
O _{ISO}	Off-isolation	$ \begin{array}{l} R_{L} = 50 \; \Omega \;, \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \\ f = 100 \; kHz \end{array} $	25°C		-105		dB
O _{ISO}	Off-isolation	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \\ f = 1 \; MHz \end{array}$	25°C		-75		dB
X _{TALK}	Crosstalk	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \\ f = 100 \; kHz \end{array}$	25°C		-110		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \\ f = 1 MHz \end{array} $	25°C		-100		dB
BW	–3dB Bandwidth	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \end{array}$	25°C		150		MHz
IL.	Insertion loss	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 12.5 \; V, \\ f = 1 \; MHz \end{array}$	25°C	(0.095		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	25°C		-57		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 110 \Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 kHz	25°C		0.005		%
C _{S(OFF)}	Source off capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		55		pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		55		pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 12.5 V, f = 1 MHz	25°C		35		pF



6.15 Electrical Characteristics (48 V Single Supply)

 V_{DD} = +37.5 V - 10%, V_{SS} = -12.5 V -10%, GND = 0 V (unless otherwise noted) V_{DD} = +37.5 V - 10%, V_{SS} = -12.5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		1.35	1.65	
R _{ON}	On-resistance	$V_{\rm S} = 3 \text{ V to } 45 \text{ V}$	-40°C to +85°C	-		2.15	Ω
			-40°C to +125°C			2.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_{S} = 3 V$ to 45 V $I_{D} = -10 mA$	25°C		0.1	0.18	Ω
R _{ON FLAT}	On-resistance flatness	V _S = 3 V to 45 V I _D = -10 mA	25°C		0.01		Ω
R _{ON DRIFT}	On-resistance drift	V _S = 24 V, I _S = -10 mA	-40°C to +125°C		0.008		Ω/°C
		$V_{} = 48 V_{} = 0 V_{}$	25°C	-0.75	0.04	0.75	
	Source off lookage ourrept(1)	Switch state is off	-40°C to +50°C	-3		3	-
S(OFF)		$V_{\rm S} = 44 {\rm V} / 1 {\rm V}$	-40°C to +85°C	-4		4	ΠA
		$V_{\rm D} = 1 V / 44 V$	-40°C to +125°C	-20		20	
	$y_{1} = 48 y_{1} y_{2} = 0 y_{1}$	25°C	-0.75	0.04	0.75		
	I _{D(OFF)} Drain off leakage current ⁽¹⁾	Switch state is off	-40°C to +50°C	-3		3	n 1
D(OFF)		V _S = 44 V / 1 V V _D = 1 V / 44 V	-40°C to +85°C	-4		4	
			-40°C to +125°C	-20		20	
			25°C	-1	0.4	1	
I _{S(ON)}	Channel on lookage surrent(2)	$V_{DD} = 48 V, V_{SS} = 0 V$	-40°C to +50°C	-2.5		2.5	-
I _{D(ON)}	Channel on leakage current ⁽²⁾	$V_{\rm S} = V_{\rm D} = 44$ V or 1 V	–40°C to +85°C	-4		4	
			–40°C to +125°C	-11		11	
POWER S	SUPPLY					·	
			25°C		35	55	μA
I _{DDQ}	V _{DD} quiescent supply current	V _{DD} = 48 V, V _{SS} = 0 V All switches OFF	–40°C to +85°C			65	μA
			–40°C to +125°C			80	μA
			25°C		425	475	μA
I _{DD}	V _{DD} supply current	V _{DD} = 48 V, V _{SS} = 0 V All switches ON	–40°C to +85°C			550	μA
			–40°C to +125°C			650	μA
			25°C		20	30	μA
I _{SSQ}	V _{SS} quiescent supply current	V _{DD} = 48 V, V _{SS} = 0 V All switches OFF	–40°C to +85°C			40	μA
			–40°C to +125°C			50	μA
			25°C		340	400	μA
I _{SS}	V _{SS} supply current	V _{DD} = 48 V, V _{SS} = 0 V All switches ON	–40°C to +85°C			425	μA
			–40°C to +125°C			450	μA

(1) (2) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.16 Switching Characteristics (48 V Single Supply)

 V_{DD} = +37.5 V ± 10%, V_{SS} = -12.5 V ±10%, GND = 0 V (unless otherwise noted) V_{DD} = +37.5 V ± 10%, V_{SS} = -12.5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Τ_	MIN TY	P MAX	UNIT
			25°C		2 3	μs
t _{ON}	Turn-on time from control input	$V_{\rm S} = 10 V$	-40°C to +85°C		4	μs
		RL – 300 Ω, CL – 35 pr	-40°C to +125°C		5.2	μs
			25°C	1.7	5 2	μs
t _{OFF}	Turn-off time from control input	$V_{\rm S} = 10 \text{ V}$ R = 300 O C = 35 pE	-40°C to +85°C		2.25	μs
			-40°C to +125°C		2.5	μs
			25°C	32	5	ns
t _{BBM}	Break-before-make time delay	V _S = 10 V, R ₁ = 300 O, C ₁ = 35 pF	–40°C to +85°C	280		ns
			-40°C to +125°C	270		ns
Q _{INJ}	Charge injection	V _S = 24 V, C _L = 100 pF	25°C	1	6	рС
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV_{RMS},VBIAS = 6 V, f = 100 kHz	25°C	-10	0	dB
O _{ISO}	Off-isolation	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 6 \; V, \; f = 1 \; MHz \end{array}$	25°C	-7	1	dB
X _{TALK}	Crosstalk	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, VBIAS = 6 \ V, \ f = 100 \ kHz $	25°C	-10	5	dB
X _{TALK}	Crosstalk	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, VBIAS = 6 \ V, \ f = 1 \ MHz $	25°C	-10	0	dB
BW	–3dB Bandwidth	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \; \Omega \; , \; C_{L} = 5 \; pF \\ V_{S} = 200 \; mV_{RMS}, VBIAS = 6 \; V, \end{array}$	25°C	15	0	MHz
IL	Insertion loss	$ R_L = 50 \ \Omega \ , \ C_L = 5 \ pF \\ V_S = 200 \ mV_{RMS}, VBIAS = 6 \ V, \ f = 1 \ MHz $	25°C	-0.09	5	dB
ACPSRR	AC Power Supply Rejection Ratio		25°C	-5	7	dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 24 V, V_{BIAS} = 24 V$ $R_L = 110 \Omega, C_L = 5 pF,$ f = 20 Hz to 20 kHz	25°C	0.00	5	%
C _{S(OFF)}	Source off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C	5	5	pF
C _{D(OFF)}	Drain off capacitance to ground	V _S = 6 V, f = 1 MHz	25°C	5	5	pF
C _{S(ON),} C _{D(ON)}	On capacitance to ground	V _S = 6 V, f = 1 MHz	25°C	3	5	pF



6.17 Typical Characteristics

at T_A = 25°C (unless otherwise noted)





7 Detailed Description

7.1 Overview

TMUX7612-Q1 is a 1:1 (SPST), 4-channel switch. This device has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. This device works well with dual supplies, a single supply, or asymmetric supplies such as V_{DD} = 37.5 V, V_{SS} = -12 V.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Bidirectional Operation

The TMUX7612-Q1 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7612-Q1 ranges from V_{SS} to V_{DD}.

7.3.3 1.8 V Logic Compatible Inputs

The TMUX7612-Q1 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX7612-Q1 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

7.3.4 Flat On-Resistance

The TMUX7612-Q1 is designed with a special switch architecture to produce ultra-flat on-resistance (RON) across most of the switch input operating region. The flat RON response allows the device to be used in precision applications since the RON is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so unwanted noise is not produced from the device to affect sampling accuracy.

This architecture also keeps RON the same regardless of the supply voltage. The flattest on-resistance region extends roughly from 5 V above VSS to 5 V below VDD. As long as this headroom is maintained, the TMUX7612-Q1 exhibits an extremely linear response.



7.3.5 Power-Up Sequence Free

The TMUX7612-Q1 supports any power up sequencing. With the supply rails (VDD and VSS), any rail can be powered on first. Similarly, when powering down the supply rails can be powered down in any order.

7.3.6 Ultra-Low Charge Injection

The TMUX7612-Q1 contains specialized architecture to significantly reduce charge injection, which is consistent across supply and bias conditions. The result is a dramatic drop in AC noise when switching compared to other low on-resistance multiplexers or switches.





7.3.7 Ultra-Low Leakage Current

The TMUX7612-Q1 provides extremely low on-leakage and off-leakage currents. This device is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 7-2 shows typical leakage currents of the TMUX7612-Q1 devices versus source or drain voltage at V_{DD} = 32.5 V, V_{SS} = -12.5 V and 50°C. The typical performance seen here is less than 0.2 nA at 50°C, which enables the TMUX7612-Q1 to be used in a wide array of precision applications.



Figure 7-2. Leakage Current at 50°C vs Bias Voltage



7.4 Device Functional Modes

The TMUX7612-Q1 has four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins operate down to 1.8 V logic and can be as high as 44 V.

The TMUX7612-Q1 devices can be operated without any external components except for the supply decoupling capacitors. The SELx pins have internal pull-down resistors.

7.4.1 Truth Tables

Table 7-1 provides the truth table for TMUX7612-Q1.

SEL x ⁽¹⁾	CHANNEL x
0	Channel x OFF
1	Channel x ON

Table 7-1. TMUX7612-Q1 Truth Table

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUX7612-Q1 is a part of the precision switches and multiplexers family of devices. The device operates with dual supplies (± 4.5 V to ± 25 V), a single supply (4.5 V to 50 V), or asymmetric supplies (such as V_{DD} = 37.5 V, V_{SS} = -12.5 V), and offers a true rail-to-rail input and output signal range. The TMUX7612-Q1 offers a low R_{ON}, low on and off leakage currents and ultra-low charge injection performance. These features make the TMUX7612-Q1 a great option for high-performance and high-voltage industrial applications.

8.1.1 Typical Application – MEMs Lidar Switching

One example to take advantage of TMUX7612-Q1 precision performance is the implementation of MEMs (Microelectromechanical systems) based LIDAR for ADAS systems .

LIDAR is often used in automotive systems to provide driver feedback on surroundings at a high spatial resolution. To achieve a 360° view, the LIDAR system will often be rotated while scanning. This solution; however, requires expensive and bulky mechanical components. One alternative to this mechanical solution is an electromechanical equivalent in the form of MEMs modules. These MEMs modules control the angle of many tiny mirrors based on an input analog voltage. The angle can be swept across overlapping MEMs modules to scan the environment and capture a full view. Additionally, to move the laser in 2 dimensions cascading mirrors are needed. To help maximize the MEMs modules, a switch can be placed in series with the MEMs controller to control the path of the tilt angle analog output. Each switch on the TMUX7612-Q1 can be controlled independently, so this solution has a high level of flexibility and can be optimized and expanded based on the number MEMs modules needed in the system.

MEMs systems are particularly susceptible to SNR issues. Since the tilt angle is controlled by an input analog voltage, any small error in this voltage could cause an improper angle and result in erroneous data. A low R_{ON} switch like the TMUX7612-Q1 with low leakage current (3.7 pA typical) reduces potential voltage offsets.

These LIDAR systems often have asymmetric supplies. It is possible that the positive and negative supply rails are +12 V and -30 V respectively. Additionally, in an automotive system, these supply rails can vary dramatically to as much as +6 V and -32 V. The TMUX7612-Q1 is well equipped to handle these supply situations. Not only can it operate with asymmetric supplies, the TMUX7612-Q1 can operate down to a +4.5 V minimum positive supply.









8.2 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1.	Design	Parameters
------------	--------	------------

PARAMETERS	VALUES			
Supply (V _{DD})	6 V to 12 V			
Supply (V _{SS})	- 32 V to - 30V			
Input / Output signal range	V _{SS} to V _{DD} (Rail-to-Rail)			
Control logic thresholds	1.8 V compatible			



8.3 Detailed Design Procedure

The application shown in *MEMs Module Switching for LIDAR* demonstrates how to incorporate the TMUX7612-Q1 switch to expand the system MEMs module density without adding additional lasers, lenses, or controllers. The tilt angle analog control is passed through the switch to the MEMs modules. The angles can then be swept in the X and Y direction. Once the sweeps are complete, the TMUX7612-Q1 will switch to the next set of modules and repeat this process until a full image of the environment is obtained. This device can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX7612-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pins have an internal pull-down resistor to prevent floating input logic. The TMUX7612-Q1 supports asymmetric supply rails within a 50 V differential, and down to 4.5 V on the positive supply. For this design, the signal range must stay within the supply rails of the device.

8.4 Application Curve

TMUX7612-Q1 has excellent linearity, leakage, and charge injection performance making them an excellent choice to minimize noise and offset errors for precision applications and very low current range measurements.





8.5 Power Supply Recommendations

The TMUX7612-Q1 device operates across a wide supply range of ±4.5 V to ±25 V (4.5 V to 50 V in single-supply mode). The device also perform well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always make sure a solid ground (GND) connection is established before supplies are ramped.

8.6 Layout

8.6.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-5 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



Figure 8-5. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 8-6 shows an example of a PCB layout with the TMUX7612-Q1.

Some key considerations are:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1 μF and 1 μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



8.6.2 Layout Example



Figure 8-6. TMUX7612-Q1 Layout Example



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, When to Replace a Relay with a Multiplexer application brief
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, QFN/SON PCB Attachment application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10.1 Tape and Reel Information







Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTMUX7612QPWR	TSSOP	PW	16	3000	367	367	35



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
 Reference JEDEC registration MO-153.





PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A



EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX7612PWRQ1	ACTIVE	TSSOP	PW	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated